© Semiconductor Components Industries, LLC, 2006
January, 2006 − Rev. 3 1Publication Order Number:
NTMS4N01R2/D
NTMS4N01R2
Power MOSFET
4.2 Amps, 20 Volts
N−Channel Enhancement−Mode
Single SO−8 Package
Features
•High Density Power MOSFET with Ultra Low RDS(on) Providing
Higher Efficiency
•Miniature SO−8 Surface Mount Package Saving Board Space;
Mounting Information for the SO−8 Package is Provided
•IDSS Specified at Elevated Temperature
•Drain−to−Source Avalanche Energy Specified
•Diode Exhibits High Speed, Soft Recovery
•Pb−Free Package is Available
Applications
•Power Management in Portable and Battery−Powered Products, i.e.:
Computers, Printers , PCMCIA Cards, Cellular & Cordless Telephones
MAXIMUM RATINGS (TJ = 25°C unless otherwise noted)
Rating Symbol Value Unit
Drain−to−Source Voltage VDSS 20 V
Drain−to−Gate Voltage (RGS = 1.0 mW)VDGR 20 V
Gate−to−Source Voltage − Continuous VGS ±10 V
Thermal Resistance, Junction−to−Ambient
(Note 1)
Total Power Dissipation @ TA = 25°C
Continuous Drain Current @ 25°C
Continuous Drain Current @ 70°C
Pulsed Drain Current (Note 4)
RqJA
PD
ID
ID
IDM
50
2.5
5.9
4.7
25
°C/W
W
A
A
A
Thermal Resistance, Junction−to−Ambient
(Note 2)
Total Power Dissipation @ TA = 25°C
Continuous Drain Current @ 25°C
Continuous Drain Current @ 70°C
Pulsed Drain Current (Note 4)
RqJA
PD
ID
ID
IDM
100
1.25
4.2
3.3
20
°C/W
W
A
A
A
Thermal Resistance, Junction−to−Ambient
(Note 3)
Total Power Dissipation @ TA = 25°C
Continuous Drain Current @ 25°C
Continuous Drain Current @ 70°C
Pulsed Drain Current (Note 4)
RqJA
PD
ID
ID
IDM
162
0.77
3.3
2.6
15
°C/W
W
A
A
A
Operating and Storage Temperature Range TJ, Tstg −55 to +150 °C
Single Pulse Drain−to−Source Avalanche
Energy − Starting TJ = 25°C
(VDD = 20 Vdc, VGS = 5.0 Vdc,
Peak IL = 7.5 Apk, L = 6 mH, RG = 25 W)
EAS 169 mJ
Maximum Lead Temperature for Soldering
Purposes, 1/8″ from case for 10 seconds TL260 °C
Maximum ratings are those values beyond which device damage can occur.
Maximum ratings applied to the device are individual stress limit values (not
normal operating conditions) and are not valid simultaneously. If these limits are
exceeded, device functional operation is not implied, damage may occur and
reliability may be affected.
1. Mounted onto a 2″ square FR− 4 Board (1″ sq . 2 o z Cu 0.06″ thick single sided),
t ≤ 1 0 seconds.
2. Mounted onto a 2″ square FR− 4 Board (1″ sq . 2 o z Cu 0.06″ thick single sided),
t = steady state.
3. Minimum FR−4 or G−10 PCB, t = Steady State.
4. Pulse Test: Pulse Width = 300 ms, Duty Cycle = 2%.
http://onsemi.com
Device Package Shipping†
ORDERING INFORMATION
NTMS4N01R2 SO−8 2500 / Tape & Ree
† For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
SO−8
CASE 751
STYLE 13
MARKING DIAGRAM
AND PIN ASSIGNMENT
1
NTMS4N01R2G SO−8
(Pb−Free) 2500 / Tape & Ree
E4N01
AYWW G
G
E4N01 = Device Code
A = Assembly Location
Y = Year
WW = Work Week
G= Pb−Free Package
(Note: Microdot may be in either location)
Single N−Channel
D
S
G
4.2 AMPERES, 20 VOLTS
0.045 W @ VGS = 4.5 V
2
N.C.
Source
Source
Gate
3
4
17
6
5
8Drain
Drain
Drain
Drain
Top View