3
Motorola Small–Signal Transistors, FETs and Diodes Device Data
Figure 5. Switching Time Test Circuit
10
2.0
15
3.0
5.0
7.0
0.5 1.0 3.0 305.00.30.1 100.050.03 VR, REVERSE VOLTAGE (VOL TS)
C, CAPACITANCE (pF)
50 17020–10–40 80 140–70
r
1.8
1.0
2.0
1.2
1.4
1.6
0.8
0.6
0.4
, DRAIN–SOURCE ON–STA TE
ds(on)
RESIST ANCE (NORMALIZED)
Tchannel, CHANNEL TEMPERATURE (
°
C)
1.5
1.0
110
–VDD
VGG
RGG
RT
RGEN
50
Ω
VGEN
RK
RD
OUTPUT
INPUT
50
Ω
50
Ω
SET VDS(off) = 10 V
INPUT PULSE
tr
≤
0.25 ns
tf
≤
0.5 ns
PULSE WIDTH = 2.0
µ
s
DUTY CYCLE
≤
2.0%
RGG
&
RK
RD
′
= RD(RT + 50)
RD + RT + 50
Figure 6. Typical Forward Transfer Admittance
NOTE 1
The switching characteristics shown above were measured using a
test circuit similar to Figure 5. At the beginning of the switching
interval, the gate voltage is at Gate Supply Voltage (–VGG). The
Drain–Source Voltage (VDS) is slightly lower than Drain Supply
Voltage (VDD) due to the voltage divider. Thus Reverse Transfer
Capacitance (Crss) or Gate–Drain Capacitance (Cgd) is charged to
VGG + VDS.
During the turn–on interval, Gate–Source Capacitance (Cgs)
discharges through the series combination of RGen and RK. Cgd must
discharge to VDS(on) through RG and RK in series with the parallel
combination of effective load impedance (R′D) and Drain–Source
Resistance (rds). During the turn–off, this charge flow is reversed.
Predicting turn–on time is somewhat difficult as the channel
resistance rds is a function of the gate–source voltage. While Cgs
discharges, VGS approaches zero and rds decreases. Since Cgd
discharges through rds, turn–on time is non–linear. During turn–off,
the situation is reversed with rds increasing as Cgd charges.
The above switching curves show two impedance conditions:
1) RK is equal to RD′ which simulates the switching behavior of
cascaded stages where the driving source impedance is normally the
load impedance of the previous stage, and 2) RK = 0 (low impedance)
the driving source impedance is that of the generator.
Figure 7. Typical Capacitance
ID, DRAIN CURRENT (mA)
2.0
5.0
3.0
7.0
0.5 1.0 3.0 7.05.0 5030
10
20
0.7 2.0 10 20
, FORWARD TRANSFER ADMITTANCE (mmhos)
fs
y
80
120
160
200
1.0 3.0 5.02.0
VGS, GATE–SOURCE VOLTAGE (VOLTS)
4.00
40
6.0 7.0 8.0
0
r , DRAIN–SOURCE ON–STA TE
ds(on)
RESISTANCE (OHMS)
Tchannel = 25
°
C
(Cds IS NEGLIGIBLE)
Cgs
Tchannel = 25
°
C
VDS = 15 V
Figure 8. Effect of Gate–Source Voltage
On Drain–Source Resistance Figure 9. Effect of Temperature On
Drain–Source On–State Resistance
MPF4392
MPF4393 Cgd
ID = 1.0 mA
VGS = 0
IDSS
= 10
mA
25
mA 50 mA 75 mA 100 mA 125 mA
Tchannel = 25
°
C