1
FEATURES DESCRIPTION
APPLICATIONS
´PowerRegister
CurrentRegister I C
Interface
2
VoltageRegister
VIN+ VIN-
VS
(SupplyVoltage)
A0
A1
Data
CLK
ADC
PGA
INA219
GND
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
Zer ø -Drift, Bi-DirectionalCURRENT/POWER MONITOR with I
2
C™ Interface
23
SENSES BUS VOLTAGES FROM 0V TO +26V
The INA219 is a high-side current shunt and powermonitor with an I
2
C interface. The INA219 monitorsREPORTS CURRENT, VOLTAGE, AND POWER
both shunt drop and supply voltage, with16 PROGRAMMABLE ADDRESSES
programmable conversion times and filtering. AHIGH ACCURACY: 1% (Max) OVER
programmable calibration value, combined with anTEMPERATURE
internal multiplier, enables direct readouts inamperes. An additional multiplying register calculatesFILTERING OPTIONS
power in watts. The I
2
C interface features 16CALIBRATION REGISTERS
programmable addresses.SOT23-8 AND SO-8 PACKAGES
The INA219 senses across shunts on buses that canvary from 0V to 26V. The device uses a single +3V to+5.5V supply, drawing a maximum of 1mA of supplySERVERS
current. The INA219 operates from 40 ° C to +125 ° C.TELECOM EQUIPMENTNOTEBOOK COMPUTERS RELATED PRODUCTSPOWER MANAGEMENT
DESCRIPTION DEVICEBATTERY CHARGERS
Current/Power Monitor with Watchdog,Peak-Hold, and Fast Comparator INA209WELDING EQUIPMENT
FunctionsPOWER SUPPLIES
Zer ø -Drift, Low-Cost, Analog CurrentTEST EQUIPMENT
Shunt Monitor Series in Small INA210 -INA214Package
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2I2C is a trademark of NXP Semiconductors.3All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright © 2008 2009, Texas Instruments IncorporatedProducts conform to specifications per the terms of the TexasInstruments standard warranty. Production processing does notnecessarily include testing of all parameters.
ABSOLUTE MAXIMUM RATINGS
(1)
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled withappropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be moresusceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION
(1)
PRODUCT PACKAGE-LEAD PACKAGE DESIGNATOR PACKAGE MARKING
SO-8 D I219AINA219
SOT23-8 DCN A219
(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TIweb site at www.ti.com .
Over operating free-air temperature range (unless otherwise noted).
INA219 UNIT
Supply Voltage, V
S
6 VDifferential (V
IN+
) (V
IN
)
(2)
26 to +26 VAnalog Inputs,V
IN+
, V
IN
Common-Mode -0.3 to +26 VSDA GND 0.3 to +6 VSCL GND 0.3 to V
S
+ 0.3 VInput Current Into Any Pin 5 mAOpen-Drain Digital Output Current 10 mAOperating Temperature 40 to +125 ° CStorage Temperature 65 to +150 ° CJunction Temperature +150 ° CHuman Body Model 4000 VESD Ratings Charged-Device Model 750 VMachine Model (MM) 200 V
(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods maydegrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyondthose specified is not implied.(2) V
IN+
and V
IN
may have a differential voltage of 26V to +26V; however, the voltage at these pins must not exceed the range 0.3V to+26V.
2Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
ELECTRICAL CHARACTERISTICS: V
S
= +3.3V
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
Boldface limits apply over the specified temperature range, T
A
= 25 ° C to +85 ° C.At T
A
= +25 ° C, V
IN+
= 12V, V
SENSE
= (V
IN+
V
IN
) = 32mV, PGA = ÷ 1, and BRNG
(1)
= 1, unless otherwise noted.
INA219
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
INPUT
Full-Scale Current Sense (Input) Voltage Range PGA = ÷ 1 0 ± 40 mV
PGA = ÷ 2 0 ± 80 mV
PGA = ÷ 4 0 ± 160 mV
PGA = ÷ 8 0 ± 320 mV
Bus Voltage (Input Voltage) Range
(2)
BRNG = 1 0 32 V
BRNG = 0 0 16 V
Common-Mode Rejection CMRR V
IN+
= 0V to 26V 100 120 dB
Offset Voltage, RTI
(3)
V
OS
PGA = ÷ 1 ± 10 ± 100 µV
PGA = ÷ 2 ± 20 ± 125 µV
PGA = ÷ 4 ± 30 ± 150 µV
PGA = ÷ 8 ± 40 ± 200 µV
vs Temperature 0.1 µV/ ° C
vs Power Supply PSRR V
S
= 3V to 5.5V 10 µV/V
Current Sense Gain Error ± 40 m%
vs Temperature 10 ppm/ ° C
Input Impedance Active Mode
V
IN+
Pin 20 µA
V
IN
Pin 20 || 320 µA || k
Input Leakage
(4)
Power-Down Mode
V
IN+
Pin 0.1 ± 0.5 µA
V
IN
Pin 0.1 ± 0.5 µA
DC ACCURACY
ADC Basic Resolution 12 Bits
1 LSB Step Size
Shunt Voltage 10 µV
Bus Voltage 4 mV
Current Measurement Error ± 0.2 ± 0.5 %
over Temperature ± 1 %
Bus Voltage Measurement Error ± 0.2 ± 0.5 %
over Temperature ± 1 %
Differential Nonlinearity ± 0.1 LSB
ADC TIMING
ADC Conversion Time 12-Bit 532 586 µs
11-Bit 276 304 µs
10-Bit 148 163 µs
9-Bit 84 93 µs
Minimum Convert Input Low Time 4 µs
(1) BRNG is bit 13 of the Configuration Register.(2) This parameter only expresses the full-scale range of the ADC scaling. In no event should more than 26V be applied to this device.(3) Referred-to-input (RTI).(4) Input leakage is positive (current flowing into the pin) for the conditions shown at the top of the table. Negative leakage currents canoccur under different input conditions.
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): INA219
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
ELECTRICAL CHARACTERISTICS: V
S
= +3.3V (continued)Boldface limits apply over the specified temperature range, T
A
= 25 ° C to +85 ° C.At T
A
= +25 ° C, V
IN+
= 12V, V
SENSE
= (V
IN+
V
IN
) = 32mV, PGA = ÷ 1, and BRNG = 1, unless otherwise noted.
INA219
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
SMBus
SMBus Timeout
(5)
28 35 ms
DIGITAL INPUTS(SDA as Input, SCL, A0, A1)
Input Capacitance 3 pF
Leakage Input Current 0 V
IN
V
S
0.1 1 µA
Input Logic Levels:
V
IH
0.7 (V
S
) 6 V
V
IL
0.3 0.3 (V
S
) V
Hysteresis 500 mV
OPEN-DRAIN DIGITAL OUTPUTS (SDA)
Logic ' 0 ' Output Level I
SINK
= 3mA 0.15 0.4 V
High-Level Output Leakage Current V
OUT
= V
S
0.1 1 µA
POWER SUPPLY
Operating Supply Range +3 +5.5 V
Quiescent Current 0.7 1 mA
Quiescent Current, Power-Down Mode 6 15 µA
Power-On Reset Threshold 2 V
TEMPERATURE RANGE
Specified Temperature Range 25 +85 ° C
Operating Temperature Range 40 +125 ° C
Thermal Resistance
(6)
θ
JA
SOT23-8 142 ° C/W
SO-8 120 ° C/W
(5) SMBus timeout in the INA219 resets the interface any time SCL or SDA is low for over 28ms.(6) θ
JA
value is based on JEDEC low-K board.
4Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
PIN CONFIGURATIONS
1
2
3
4
8
7
6
5
A1
A0
SDA
SCL
VIN+
VIN-
GND
VS
1
2
3
4
8
7
6
5
VIN+
VIN-
GND
VS
A1
A0
SDA
SCL
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
DCN PACKAGE
D PACKAGESOT23-8
SO-8(Top View)
(Top View)
PIN DESCRIPTIONS: SOT23-8
SOT23-8
(DCN)
PIN NO NAME DESCRIPTION
1 V
IN+
Positive differential shunt voltage. Connect to positive side of shunt resistor.Negative differential shunt voltage. Connect to negative side of shunt resistor. Bus voltage is measured2 V
IN
from this pin to ground.3 GND Ground.4 V
S
Power supply, 3V to 5.5V.5 SCL Serial bus clock line.6 SDA Serial bus data line.7 A0 Address pin. Table 1 shows pin settings and corresponding addresses.8 A1 Address pin. Table 1 shows pin settings and corresponding addresses.
PIN DESCRIPTIONS: SO-8
SO-8
(D)
PIN NO NAME DESCRIPTION
1 A1 Address pin. Table 1 shows pin settings and corresponding addresses.2 A0 Address pin. Table 1 shows pin settings and corresponding addresses.3 SDA Serial bus data line.4 SCL Serial bus clock line.5 V
S
Power supply, 3V to 5.5V.6 GND Ground.
Negative differential shunt voltage. Connect to negative side of shunt resistor. Bus voltage is measured7 V
IN
from this pin to ground.8 V
IN+
Positive differential shunt voltage. Connect to positive side of shunt resistor.
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): INA219
TYPICAL CHARACTERISTICS
0
-10
-20
-30
-40
-50
-60
-70
-80
-90
-100
10 100 1k 10k 100k 1M
Gain(dB)
InputFrequency(Hz)
100
80
60
40
20
0
-20
-40
-60
-80
-100
-40 -25 025 50 75 100
Offset( V)m
Temperature( C)°
125
160mVRange
320mVRange
80mVRange 40mVRange
100
80
60
40
20
0
-20
-40
-60
-80
-100
-40 -25 025 50 75 100
GainError(m%)
Temperature( C)°
125
320mVRange 160mVRange
80mVRange 40mVRange
50
45
40
35
30
25
20
15
10
5
0
-40 -25 025 50 75 100
Offset(mV)
Temperature( C)°
125
32VRange 16VRange
20
15
10
5
0
-5
-10
-15
-20
-0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3
INL( V)m
InputVoltage(V)
0.4
-40 -25 025 50 75 100 125
100
80
60
40
20
0
-20
-40
-60
-80
-100
GainError(m%)
Temperature( C)°
32V
16V
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
At T
A
= +25 ° C, V
IN+
= 12V, V
SENSE
= (V
IN+
V
IN
) = 32mV, PGA = ÷ 1, and BRNG = 1, unless otherwise noted.
FREQUENCY RESPONSE ADC SHUNT OFFSET vs TEMPERATURE
Figure 1. Figure 2.
ADC SHUNT GAIN ERROR vs TEMPERATURE ADC BUS VOLTAGE OFFSET vs TEMPERATURE
Figure 3. Figure 4.
ADC BUS GAIN ERROR vs TEMPERATURE INTEGRAL NONLINEARITY vs INPUT VOLTAGE
Figure 5. Figure 6.
6Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
2.0
1.5
1.0
0.5
0
-0.5
-1.0
-1.5
0510 15 20 25
InputCurrents(mA)
V Voltage(V)
IN-
30
VS+ =5V
V 5V
S+ =
VS+ =3V
V 3V
S+ =
1.2
1.0
0.8
0.6
0.4
0.2
0
-40 -25 025 50 75 100
I (mA)
Q
Temperature( C)°
125
V =3V
S
V =5V
S
1.0
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
1k 10k 100k 1M 10M
IQ(mA)
SCLFrequency(Hz)
V =5V
S
V =
S3V
300
250
200
150
100
50
0
1k 10k 100k 1M 10M
I ( A)
Qm
SCLFrequency(Hz)
V =5V
S
V =3V
S
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
TYPICAL CHARACTERISTICS (continued)At T
A
= +25 ° C, V
IN+
= 12V, V
SENSE
= (V
IN+
V
IN
) = 32mV, PGA = ÷ 1, and BRNG = 1, unless otherwise noted.
INPUT CURRENTS WITH LARGE DIFFERENTIALVOLTAGES
(V
IN+
at 12V, Sweep of V
IN
) ACTIVE I
Q
vs TEMPERATURE
Figure 7. Figure 8.
SHUTDOWN I
Q
vs TEMPERATURE ACTIVE I
Q
vs I
2
C CLOCK FREQUENCY
Figure 9. Figure 10.
SHUTDOWN I
Q
vs I
2
C CLOCK FREQUENCY
Figure 11.
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): INA219
REGISTER BLOCK DIAGRAM
ADC
´
´
ShuntVoltage
Channel
BusVoltage
Channel
PGA
(InConfigurationRegister)
ShuntVoltage(1)
DataRegisters
Full-ScaleCalibration(2)
Current(1)
BusVoltage(1)
Power(1)
NOTES:
(1)Read-only
(2)Read/write
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
Figure 12. INA219 Register Block Diagram
8Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
APPLICATION INFORMATION
INA219 TYPICAL APPLICATION
BUS OVERVIEW
CBYPASS
0.1 F
(typical)
m
Supply Voltage
(INA219PowerSupplyRangeis
3Vto5.5V)
Data(SDA)
Clock(SCL)
´PowerRegister
CurrentRegister I C
Interface
2
VoltageRegister
VIN+
RF1 RF2
RPULLUP
3.3k
(typical)
W
RPULLUP
3.3k
(typical)
W
VIN-
ADC
PGA
INA219
GND
PowerBus
(0Vto26V) Load
Current
Shunt
CF
A0
A1
SDA
SCL
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
The INA219 is a digital current-shunt monitor with an The I
2
C interface is used throughout this data sheetI
2
C and SMBus-compatible interface. It provides as the primary example, with SMBus protocoldigital current, voltage, and power readings specified only when a difference between the twonecessary for accurate decision-making in systems is being addressed. Two bidirectional lines,precisely-controlled systems. Programmable registers SCL and SDA, connect the INA219 to the bus. Bothallow flexible configuration for measurement SCL and SDA are open-drain connections.resolution, and continuous-
The device that initiates the transfer is called aversus-triggered operation. Detailed register
master, and the devices controlled by the master areinformation appears at the end of this data sheet,
slaves. The bus must be controlled by a masterbeginning with Table 2 . See the Register Block
device that generates the serial clock (SCL), controlsDiagram for a block diagram of the INA219.
the bus access, and generates START and STOPconditions.
To address a specific device, the master initiates aFigure 13 shows a typical application circuit for the
START condition by pulling the data signal line (SDA)INA219. Use a 0.1 µF ceramic capacitor for
from a HIGH to a LOW logic level while SCL is HIGH.power-supply bypassing, placed as closely as
All slaves on the bus shift in the slave address bytepossible to the supply and ground pins.
on the rising edge of SCL, with the last bit indicatingwhether a read or write operation is intended. DuringThe input filter circuit consisting of R
F1
, R
F2
, and C
F
is
the ninth clock pulse, the slave being addressednot necessary in most applications. If the need for
responds to the master by generating anfiltering is unknown, reserve board space for the
Acknowledge and pulling SDA LOW.components and install 0 resistors unless a filter isneeded. See the Filtering and Input Considerations
Data transfer is then initiated and eight bits of datasection.
are sent, followed by an Acknowledge bit. Duringdata transfer, SDA must remain stable while SCL isThe pull-up resistors shown on the SDA and SCL
HIGH. Any change in SDA while SCL is HIGH islines are not needed if there are pull-up resistors on
interpreted as a START or STOP condition.these same lines elsewhere in the system. Resistorvalues shown are typical: consult either the I
2
C or
Once all data have been transferred, the masterSMBus specification to determine the acceptable
generates a STOP condition, indicated by pullingminimum or maximum values.
SDA from LOW to HIGH while SCL is HIGH. TheINA219 includes a 28ms timeout on its interface toprevent locking up an SMBus.The INA219 offers compatibility with both I
2
C andSMBus interfaces. The I
2
C and SMBus protocols areessentially compatible with one another.
Figure 13. Typical Application Circuit
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): INA219
Serial Bus Address
WRITING TO/READING FROM THE INA219
Serial Interface
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
To communicate with the INA219, the master must
Accessing a particular register on the INA219 isfirst address slave devices via a slave address byte.
accomplished by writing the appropriate value to theThe slave address byte consists of seven address
register pointer. Refer to Table 2 for a complete list ofbits, and a direction bit indicating the intent of
registers and corresponding addresses. The value forexecuting a read or write operation.
the register pointer as shown in Figure 17 is the firstbyte transferred after the slave address byte with theThe INA219 has two address pins, A0 and A1.
R/ W bit LOW. Every write operation to the INA219Table 1 describes the pin logic levels for each of the
requires a value for the register pointer.16 possible addresses. The state of pins A0 and A1is sampled on every bus communication and should
Writing to a register begins with the first bytebe set before any activity on the interface occurs. The
transmitted by the master. This byte is the slaveaddress pins are read at the start of each
address, with the R/ W bit LOW. The INA219 thencommunication event.
acknowledges receipt of a valid address. The nextbyte transmitted by the master is the address of theTable 1. INA219 Address Pins and
register to which data will be written. This registerSlave Addresses
address value updates the register pointer to thedesired register. The next two bytes are written to theA1 A0 SLAVE ADDRESS
register addressed by the register pointer. TheGND GND 1000000
INA219 acknowledges receipt of each data byte. TheGND V
S+
1000001
master may terminate data transfer by generating aGND SDA 1000010
START or STOP condition.GND SCL 1000011
When reading from the INA219, the last value storedV
S+
GND 1000100
in the register pointer by a write operation determinesV
S+
V
S+
1000101
which register is read during a read operation. Tochange the register pointer for a read operation, aV
S+
SDA 1000110
new value must be written to the register pointer. ThisV
S+
SCL 1000111
write is accomplished by issuing a slave address byteSDA GND 1001000
with the R/ W bit LOW, followed by the register pointerSDA V
S+
1001001
byte. No additional data are required. The masterSDA SDA 1001010
then generates a START condition and sends theslave address byte with the R/ W bit HIGH to initiateSDA SCL 1001011
the read command. The next byte is transmitted bySCL GND 1001100
the slave and is the most significant byte of theSCL V
S+
1001101
register indicated by the register pointer. This byte isSCL SDA 1001110
followed by an Acknowledge from the master; thenSCL SCL 1001111
the slave transmits the least significant byte. Themaster acknowledges receipt of the data byte. Themaster may terminate data transfer by generating aNot-Acknowledge after receiving any data byte, orThe INA219 operates only as a slave device on the
generating a START or STOP condition. If repeatedI
2
C bus and SMBus. Connections to the bus are
reads from the same register are desired, it is notmade via the open-drain I/O lines SDA and SCL. The
necessary to continually send the register pointerSDA and SCL pins feature integrated spike
bytes; the INA219 retains the register pointer valuesuppression filters and Schmitt triggers to minimize
until it is changed by the next write operation.the effects of input spikes and bus noise. The INA219
Figure 14 and Figure 15 show read and writesupports the transmission protocol for fast (1kHz to
operation timing diagrams, respectively. Note that400kHz) and high-speed (1kHz to 3.4MHz) modes.
register bytes are sent most-significant byte first,All data bytes are transmitted most significant byte
followed by the least significant byte. Figure 16first.
shows the timing diagram for the SMBus Alertresponse operation. Figure 17 illustrates a typicalregister pointer configuration.
10 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
Frame1Two-WireSlaveAddressByte(1) Frame2DataMSByte(2)
1
StartBy
Master
ACKBy
INA219
ACKBy
Master
From
INA219
1 9 1 9
SDA
SCL
0 0 A3 R/WD15 D14 D13 D12 D11 D10 D9 D8
A2 A1 A0
Frame3DataLSByte(2)
StopNoACKBy(3)
Master
From
INA219
19
D7 D6 D5 D4 D3 D2 D1 D0
NOTES:(1)ThevalueoftheSlaveAddressByteisdeterminedbythesettingsoftheA0andA1pins.
RefertoTable1.
(2)Readdataisfromthelastregisterpointerlocation.Ifanewregisterisdesired,theregister
pointermustbeupdated.SeeFigure19.
(3)ACKbyMastercanalsobesent.
Frame1Two-WireSlaveAddressByte(1) Frame2RegisterPointerByte
StartBy
Master
ACKBy
INA219
ACKBy
INA219
1 9 1
ACKBy
INA219
1
D15 D14 D13 D12 D11 D10 D9 D8
9
9
SDA
SCL
1 0 0 A3 A2 A1 A0 R/WP7 P6 P5 P4 P3 P2 P1 P0
NOTE(1):ThevalueoftheSlaveAddressByteisdeterminedbythesettingsoftheA0andA1pins.RefertoTable1.
Frame4DataLSByteFrame3DataMSByte
ACKBy
INA219
StopBy
Master
1
D7 D6 D5 D4 D3 D2 D1 D0
9
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
Figure 15. Timing Diagram for Read Word FormatFigure 14. Timing Diagram for Write Word Format
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 11
Product Folder Link(s): INA219
Frame1SMBusALERTResponseAddressByte Frame2SlaveAddressByte(1)
StartBy
Master
ACKBy
INA219
From
INA219
NACKBy
Master
StopBy
Master
1 9 1 9
SDA
SCL
ALERT
0 0 0 1 1 0 0 R/W1 0 0 A3 A2 A1 A0 0
NOTE(1):ThevalueoftheSlaveAddressByteisdeterminedbythesettingsoftheA0andA1pins.RefertoTable1.
Frame1Two-WireSlaveAddressByte(1) Frame2RegisterPointerByte
1
StartBy
Master
ACKBy
INA219
ACKBy
INA219
1 9 1 9
SDA
SCL
0 0 A3 A2 A1 A0 R/WP7 P6 P5 P4 P3 P2 P1 P0 Stop
¼
NOTE(1):ThevalueoftheSlaveAddressByteisdeterminedbythesettingsoftheA0andA1pins.RefertoTable1.
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
Figure 16. Timing Diagram for SMBus ALERT
Figure 17. Typical Register Pointer Set
12 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
High-Speed I
2
C Mode
SCL
SDA
t(LOW) tRtFt(HDSTA)
t(HDSTA)
t(HDDAT)
t(BUF)
t(SUDAT)
t(HIGH) t(SUSTA) t(SUSTO)
P S S P
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
The master then generates a repeated start condition(a repeated start condition has the same timing asWhen the bus is idle, both the SDA and SCL lines are
the start condition). After this repeated start condition,pulled high by the pull-up devices. The master
the protocol is the same as F/S mode, except thatgenerates a start condition followed by a valid serial
transmission speeds up to 3.4Mbps are allowed.byte containing High-Speed (HS) master code
Instead of using a stop condition, repeated start00001XXX. This transmission is made in fast
conditions should be used to secure the bus in(400kbps) or standard (100kbps) (F/S) mode at no
HS-mode. A stop condition ends the HS-mode andmore than 400kbps. The INA219 does not
switches all the internal filters of the INA219 toacknowledge the HS master code, but does
support the F/S mode.recognize it and switches its internal filters to support3.4Mbps operation.
Figure 18. Bus Timing Diagram
Bus Timing Diagram Definitions
FAST MODE HIGH-SPEED MODE
PARAMETER MIN MAX MIN MAX UNITS
SCL Operating Frequency f
(SCL)
0.001 0.4 0.001 3.4 MHzBus Free Time Between STOP and START
t
(BUF)
600 160 nsCondition
Hold time after repeated START condition.
t
(HDSTA)
100 100 nsAfter this period, the first clock is generated.Repeated START Condition Setup Time t
(SUSTA)
100 100 nsSTOP Condition Setup Time t
(SUSTO)
100 100 nsData Hold Time t
(HDDAT)
0 0 nsData Setup Time t
(SUDAT)
100 10 nsSCL Clock LOW Period t
(LOW)
1300 160 nsSCL Clock HIGH Period t
(HIGH)
600 60 nsClock/Data Fall Time t
F
300 160 nsClock/Data Rise Time t
R
300 160 nsClock/Data Rise Time for SCLK 100kHz t
R
1000 ns
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 13
Product Folder Link(s): INA219
Power-Up Conditions
BASIC ADC FUNCTIONS
V =V GND-
BUS IN-
Rangeof0Vto26V
TypicalApplication12V
Data(SDA)
3.3VSupply
Clock(SCL)
´PowerRegister
CurrentRegister I C
Interface
2
VoltageRegister
VIN+ VIN-
ADC
PGA
INA219
GND
A0
A1
Current
Shunt
V =V V-
SHUNT IN+ IN-
Typically<50mV
Supply Load
-
+
INA219Power-SupplyVoltage
3Vto5.5V
VS
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
(Configuration Register, BADC bits). The Modecontrol in the Configuration Register also permitsPower-up conditions apply to a software reset via the
selecting modes to convert only voltage or current,RST bit (bit 15) in the Configuration Register, or the
either continuously or in response to an eventI
2
C bus General Call Reset.
(triggered).
All current and power calculations are performed inthe background and do not contribute to conversionThe two analog inputs to the INA219, V
IN+
and V
IN
,
time; conversion times shown in the Electricalconnect to a shunt resistor in the bus of interest. The
Characteristics table can be used to determine theINA219 is typically powered by a separate supply
actual conversion time.from +3V to +5.5V. The bus being sensed can varyfrom 0V to 26V. There are no special considerations Power-Down mode reduces the quiescent currentfor power-supply sequencing (for example, a bus and turns off current into the INA219 inputs, avoidingvoltage can be present with the supply voltage off, any supply drain. Full recovery from Power-Downand vice-versa). The INA219 senses the small drop requires 40 µs. ADC Off mode (set by theacross the shunt for shunt voltage, and senses the Configuration Register, MODE bits) stops allvoltage with respect to ground from V
IN
for the bus conversions.voltage. Figure 19 illustrates this operation.
Writing any of the triggered convert modes into theWhen the INA219 is in the normal operating mode Configuration Register (even if the desired mode is(that is, MODE bits of the Configuration Register are already programmed into the register) triggers aset to '111'), it continuously converts the shunt single-shot conversion. Table 5 lists the triggeredvoltage up to the number set in the shunt voltage convert mode settings.averaging function (Configuration Register, SADCbits). The device then converts the bus voltage up tothe number set in the bus voltage averaging
Figure 19. INA219 Configured for Shunt and Bus Voltage Measurement
14 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
Compatibility with TI Hot Swap Controllers
Filtering and Input Considerations
Power Measurement
PGA Function
Supply Load
R 10W
FILTER
R 10W
FILTER
0.1 Fto1 Fm m
CeramicCapacitor
Current
Shunt
Data(SDA)
3.3VSupply
Clock(SCL)
´PowerRegister
CurrentRegister I C
Interface
2
VoltageRegister
VIN+ VIN-
ADC
PGA
INA219
GND
A0
A1
SupplyVoltage
VS
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
Although the INA219 can be read at any time, andthe data from the last conversion remain available,
The INA219 is designed for compatibility with hotthe Conversion Ready bit (Status Register, CNVR bit)
swap controllers such the TI TPS2490 . The TPS2490is provided to help co-ordinate one-shot or triggered
uses a high-side shunt with a limit at 50mV; theconversions. The Conversion Ready bit is set after all
INA219 full-scale range of 40mV enables the use ofconversions, averaging, and multiplication operations
the same shunt for current sensing below this limit.are complete.
When sensing is required at (or through) the 50mVsense point of the TPS2490, the PGA of the INA219The Conversion Ready bit clears under these
can be set to ÷ 2 to provide an 80mV full-scale range.conditions:
1. Writing to the Configuration Register, exceptwhen configuring the MODE bits for Power Downor ADC off (Disable) modes;
Measuring current is often noisy, and such noise canbe difficult to define. The INA219 offers several2. Reading the Status Register; or
options for filtering by choosing resolution and3. Triggering a single-shot conversion with the
averaging in the Configuration Register. TheseConvert pin.
filtering options can be set independently for eithervoltage or current measurement.
The internal ADC is based on a delta-sigma ( Δ Σ )Current and bus voltage are converted at different
front-end with a 500kHz ( ± 30%) typical sampling rate.points in time, depending on the resolution and
This architecture has good inherent noise rejection;averaging mode settings. For instance, when
however, transients that occur at or very close to theconfigured for 12-bit and 128 sample averaging, up to
sampling rate harmonics can cause problems.68ms in time between sampling these two values is
Because these signals are at 1MHz and higher, theypossible. Again, these calculations are performed in
can be dealt with by incorporating filtering at the inputthe background and do not add to the overall
of the INA219. The high frequency enables the use ofconversion time.
low-value series resistors on the filter for negligibleeffects on measurement accuracy. In general, filteringthe INA219 input is only necessary if there areIf larger full-scale shunt voltages are desired, the
transients at exact harmonics of the 500kHz ( ± 30%)INA219 provides a PGA function that increases the
sampling rate (>1MHz). Filter using the lowestfull-scale range up to 2, 4, or 8 times (320mV).
possible series resistance and ceramic capacitor.Additionally, the bus voltage measurement has two
Recommended values are 0.1 µF to 1.0 µF. Figure 20full-scale ranges: 16V or 32V.
shows the INA219 with an additonal filter added atthe input.
Figure 20. INA219 with Input Filtering
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 15
Product Folder Link(s): INA219
Simple Current Shunt Monitor Usage
Programming the INA219
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
Overload conditions are another consideration for the
(No Programming Necessary)INA219 inputs. The INA219 inputs are specified totolerate 26V across the inputs. A large differential
The INA219 can be used without any programming ifscenario might be a short to ground on the load side
it is only necessary to read a shunt voltage drop andof the shunt. This type of event can result in full
bus voltage with the default 12-bit resolution, 320mVpower-supply voltage across the shunt (as long the
shunt full-scale range (PGA= ÷ 8), 32V bus full-scalepower supply or energy storage capacitors support it).
range, and continuous conversion of shunt and busIt must be remembered that removing a short to
voltage.ground can result in inductive kickbacks that could
Without programming, current is measured byexceed the 26V differential and common-mode rating
reading the shunt voltage. The Current Register andof the INA219. Inductive kickback voltages are best
Power Register are only available if the Calibrationdealt with by zener-type transient-absorbing devices
Register contains a programmed value.(commonly called transzorbs) combined withsufficient energy storage capacitance.
In applications that do not have large energy storage
The default power-up states of the registers areelectrolytics on one or both sides of the shunt, an
shown in the INA219 register descriptions section ofinput overstress condition may result from an
this data sheet. These registers are volatile, and ifexcessive dV/dt of the voltage applied to the input. A
programmed to other than default values, must behard physical short is the most likely cause of this
re-programmed at every device power-up. Detailedevent, particularly in applications with no large
information on programming the Calibration Registerelectrolytics present. This problem occurs because an
specifically is given in the section, Programming theexcessive dV/dt can activate the ESD protection in
INA219 Power Measurement Engine .the INA219 in systems where large currents areavailable. Testing has demonstrated that the additionof 10 resistors in series with each input of theINA219 sufficiently protects the inputs against dV/dtfailure up to the 26V rating of the INA219. Theseresistors have no significant effect on accuracy.
16 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
PROGRAMMING THE INA219 POWER MEASUREMENT ENGINE
Calibration Register and Scaling
Calibration Example 1: Calibrating the INA219 with no possibility for overflow. (Note that the numbers
MaxPossible_I= V
R
SHUNT_MAX
SHUNT
MaxPossible_I=0.64
(1)
Minimum_LSB= Max_Expected_I
32767
Minimum_LSB=18.311 10´
-6
(2)
Maximum_LSB= Max_Expected_I
4096
Maximum_LSB=146.520 10´
-6
(3)
Cal=trunc 0.04096
Current_LSB R´SHUNT
Cal=4096
(4)
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
The Calibration Register makes it possible to set the scaling of the Current and Power Registers to whatevervalues are most useful for a given application. One strategy may be to set the Calibration Register such that thelargest possible number is generated in the Current Register or Power Register at the expected full-scale point;this approach yields the highest resolution. The Calibration Register can also be selected to provide values in theCurrent and Power Registers that either provide direct decimal equivalents of the values being measured, oryield a round LSB number. After these choices have been made, the Calibration Register also offers possibilitiesfor end user system-level calibration, where the value is adjusted slightly to cancel total system error.
Below are two examples for configuring the INA219 calibration. Both examples are written so the informationdirectly relates to the calibration setup found in the INA219EVM software.
used in this example are the same used with the INA219EVM software as shown in Figure 21 .)1. Establish the following parameters:
V
BUS_MAX
= 32
V
SHUNT_MAX
= 0.32
R
SHUNT
= 0.52. Using Equation 1 , determine the maximum possible current .
3. Choose the desired maximum current value. This value is selected based on system expectations.
Max_Expected_I = 0.64. Calculate the possible range of current LSBs. To calculate this range, first compute a range of LSBs that isappropriate for the design. Next, select an LSB within this range. Note that the results will have the mostresolution when the minimum LSB is selected. Typically, an LSB is selected to be the nearest round numberto the minimum LSB value.
Choose an LSB in the range: Minimum_LSB < Selected_LSB < Maximum_LSB
Current_LSB = 20 × 10
6
Note:
This value was selected to be a round number near the Minimum_LSB. This selection allows forgood resolution with a rounded LSB.5. Compute the Calibration Register value using Equation 4 :
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 17
Product Folder Link(s): INA219
Power_LSB=20Current_LSB
Power_LSB=400 10´
-6
(5)
Max_Current=Current_LSB 32767´
Max_Current=0.65534
(6)
Max_ShuntVoltage=Max_Current_Before_Overflow R´SHUNT
Max_ShuntVoltage=0.32
(7)
MaximumPower=Max_Current_Before_Overflow V´BUS_MAX
MaximumPower=20.48
(8)
Corrected_Full_Scale_Cal=trunc Cal MeasShuntCurrent
INA219_Current
´
Corrected_Full_Scale_Cal=3548
(9)
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
6. Calculate the Power LSB, using Equation 5 .Equation 5 shows a general formula; because the bus voltagemeasurement LSB is always 4mV, the power formula reduces to the calculated result.
7. Compute the maximum current and shunt voltage values (before overflow), as shown by Equation 6 andEquation 7 . Note that both Equation 6 and Equation 7 involve an If - then condition:
If Max_Current Max Possible_I thenMax_Current_Before_Overflow = MaxPossible_I
Else
Max_Current_Before_Overflow = Max_Current
End If
(Note that Max_Current is greater than MaxPossible_I in this example.)
Max_Current_Before_Overflow = 0.64 (Note: This result is displayed by software as seen in Figure 21 .)
If Max_ShuntVoltage V
SHUNT_MAXMax_ShuntVoltage_Before_Overflow = V
SHUNT_MAXElse
Max_ShuntVoltage_Before_Overflow= Max_ShuntVoltageEnd If(Note that Max_ShuntVoltage is greater than V
SHUNT_MAX
in this example.)Max_ShuntVoltage_Before_Overflow = 0.32 (Note: This result is displayed by software as seen inFigure 21 .)8. Compute the maximum power with Equation 8 .
9. (Optional second Calibration step.) Compute corrected full-scale calibration value based on measuredcurrent.
INA219_Current = 0.63484
MeaShuntCurrent = 0.55
Figure 21 illustrates how to perform the same procedure discussed in this example using the automatedINA219EVM software. Note that the same numbers used in the nine-step example are used in the softwareexample in Figure 21 . Also note that Figure 21 illustrates which results correspond to which step (for example,the information entered in Step 1 is enclosed in a box in Figure 21 and labeled).
18 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
Figure 21. INA219 Calibration Sofware Automatically Computes Calibration Steps 1-9
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 19
Product Folder Link(s): INA219
Calibration Example 2 (Overflow Possible)
MaxPossible_I= V
R
SHUNT_MAX
SHUNT
MaxPossible_I=0.064
(10)
Minimum_LSB= Max_Expected_I
32767
Minimum_LSB=1.831 10´-6
(11)
Maximum_LSB= Max_Expected_I
4096
Maximum_LSB=14.652 10´-6
(12)
Cal=trunc 0.04096
Current_LSB R´SHUNT
Cal=4311
(13)
Power_LSB=20Current_LSB
Power_LSB=38 10´
-6
(14)
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
This design example uses the nine-step procedure for calibrating the INA219 where overflow is possible.Figure 22 illustrates how the same procedure is performed using the automated INA219EVM software. Note thatthe same numbers used in the nine-step example are used in the software example in Figure 22 . Also note thatFigure 22 illustrates which results correspond to which step (for example, the information entered in Step 1 iscircled in Figure 22 and labeled).
1. Establish the following parameters:
V
BUS_MAX
= 32
V
SHUNT_MAX
= 0.32
R
SHUNT
= 52. Determine the maximum possible current using Equation 10 :
3. Choose the desired maximum current value: Max_Expected_I, MaxPossible_I. This value is selectedbased on system expectations.
Max_Expected_I = 0.064. Calculate the possible range of current LSBs. This calculation is done by first computing a range of LSB'sthat is appropriate for the design. Next, select an LSB withing this range. Note that the results will have themost resolution when the minimum LSB is selected. Typically, an LSB is selected to be the nearest roundnumber to the minimum LSB.
Choose an LSB in the range: Minimum_LSB < Selected_LSB < Maximum_LSB
Current_LSB = 1.9 × 10
6
Note:
This value was selected to be a round number near the Minimum_LSB. This section allows for goodresolution with a rounded LSB.5. Compute the calibration register using Equation 13 :
6. Calculate the Power LSB using Equation 14 .Equation 14 shows a general formula; because the bus voltagemeasurement LSB is always 4mV, the power formula reduces to calculate the result.
20 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
Max_Current=Current_LSB 32767´
Max_Current=0.06226
(15)
Max_ShuntVoltage=Max_Current_Before_Overflow R´SHUNT
Max_ShuntVoltage=0.3113
(16)
MaximumPower=Max_Current_Before_Overflow V´BUS_MAX
MaximumPower=1.992
(17)
Corrected_Full_Scale_Cal=trunc Cal MeasShuntCurrent
INA219_Current
´
Corrected_Full_Scale_Cal=3462
(18)
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
7. Compute the maximum current and shunt voltage values (before overflow), as shown by Equation 15 andEquation 16 . Note that both Equation 15 and Equation 16 involve an If - then condition.
If Max_Current Max Possible_I thenMax_Current_Before_Overflow = MaxPossible_I
Else
Max_Current_Before_Overflow = Max_Current
End If
(Note that Max_Current is less than MaxPossible_I in this example.)
Max_Current_Before_Overflow = 0.06226 (Note: This result is displayed by software as seen in Figure 22 .)
If Max_ShuntVoltage V
SHUNT_MAXMax_ShuntVoltage_Before_Overflow = V
SHUNT_MAXElse
Max_ShuntVoltage_Before_Overflow= Max_ShuntVoltageEnd If(Note that Max_ShuntVoltage is less than V
SHUNT_MAX
in this example.)Max_ShuntVoltage_Before_Overflow = 0.3113 (Note: This result is displayed by software as seen inFigure 22 .)8. Compute the maximum power with equation 8.
9. (Optional second calibration step.) Compute the corrected full-scale calibration value based on measuredcurrent.
INA219_Current = 0.06226
MeaShuntCurrent = 0.05
Figure 22 illustrates how to perform the same procedure discussed in this example using the automatedINA219EVM software. Note that the same numbers used in the nine-step example are used in the softwareexample in Figure 22 . Also note that Figure 22 illustrates which results correspond to which step (forexample, the information entered in Step 1 is enclosed in a box in Figure 22 and labeled).
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 21
Product Folder Link(s): INA219
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
Figure 22. Calibration Software Automatically Computes Calibration Steps 1-9
22 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
REGISTER INFORMATION
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
The INA219 uses a bank of registers for holding Register contents are updated 4 µs after completion ofconfiguration settings, measurement results, the write command. Therefore, a 4 µs delay ismaximum/minimum limits, and status information. required between completion of a write to a givenTable 2 summarizes the INA219 registers; Figure 12 register and a subsequent read of that registerillustrates registers. (without changing the pointer) when using SCLfrequencies in excess of 1MHz.
Table 2. Summary of Register Set
POINTER
ADDRESS POWER-ON RESET
HEX REGISTER NAME FUNCTION BINARY HEX TYPE
(1)
All-register reset, settings for bus00 Configuration Register voltage range, PGA Gain, ADC 00111001 10011111 399F R/ Wresolution/averaging.01 Shunt Voltage Shunt voltage measurement data. Shunt voltage R02 Bus Voltage Bus voltage measurement data. Bus voltage R03 Power
(2)
Power measurement data. 00000000 00000000 0000 RContains the value of the current flowing04 Current
(2)
00000000 00000000 0000 Rthrough the shunt resistor.Sets full-scale range and LSB of current05 Calibration and power measurements. Overall 00000000 00000000 0000 R/ Wsystem calibration.
(1) Type: R= Read-Only, R/ W = Read/Write.(2) The Power Register and Current Register default to ' 0 ' because the Calibration Register defaults to ' 0 ' , yielding a zero current value untilthe Calibration Register is programmed.
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 23
Product Folder Link(s): INA219
REGISTER DETAILS
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
All INA219 registers 16-bit registers are actually two 8-bit bytes via the I
2
C interface.
Configuration Register 00h (Read/Write)BIT # D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
BIT
RST BRNG PG1 PG0 BADC4 BADC3 BADC2 BADC1 SADC4 SADC3 SADC2 SADC1 MODE3 MODE2 MODE1NAME
POR
0 0 1 1 1 0 0 1 1 0 0 1 1 1 1 1VALUE
Bit Descriptions
RST: Reset Bit
Bit 15 Setting this bit to '1' generates a system reset that is the same as power-on reset. Resets all registers to defaultvalues; this bit self-clears.
BRNG: Bus Voltage Range
Bit 13 0 = 16V FSR1 = 32V FSR (default value)
PG: PGA (Shunt Voltage Only)
Bits 11, 12 Sets PGA gain and range. Note that the PGA defaults to ÷ 8 (320mV range). Table 3 shows the gain and range forthe various product gain settings.
Table 3. PG Bit Settings
(1)
PG1 PG0 GAIN RANGE
0 0 1 ± 40mV0 1 ÷ 2 ± 80mV1 0 ÷ 4 ± 160mV1 1 ÷ 8 ± 320mV
(1) Shaded values are default.
BADC: BADC Bus ADC Resolution/Averaging
Bits 7 10 These bits adjust the Bus ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used whenaveraging results for the Bus Voltage Register (02h).
24 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
SADC: SADC Shunt ADC Resolution/Averaging
Bits 3 6 These bits adjust the Shunt ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used whenaveraging results for the Shunt Voltage Register (01h).BADC (Bus) and SADC (Shunt) ADC resolution/averaging and conversion time settings are shown in Table 4 .
Table 4. ADC Settings
(1)
ADC4 ADC3 ADC2 ADC1 MODE/SAMPLES CONVERSION TIME
0 X
(2)
0 0 9-bit 84 µs0 X
(2)
0 1 10-bit 148 µs0 X
(2)
1 0 11-bit 276 µs0 X
(2)
1 1 12-bit 532 µs1 0 0 0 12-bit 532 µs1 0 0 1 2 1.06ms1 0 1 0 4 2.13ms1 0 1 1 8 4.26ms1 1 0 0 16 8.51ms1 1 0 1 32 17.02ms1 1 1 0 64 34.05ms1 1 1 1 128 68.10ms
(1) Shaded values are default.(2) X = Don ' t care.
MODE: Operating Mode
Bits 0 2 Selects continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and busmeasurement mode. The mode settings are shown in Table 5 .
Table 5. Mode Settings
(1)
MODE3 MODE2 MODE1 MODE
0 0 0 Power-Down0 0 1 Shunt Voltage, Triggered0 1 0 Bus Voltage, Triggered0 1 1 Shunt and Bus, Triggered1 0 0 ADC Off (disabled)1 0 1 Shunt Voltage, Continuous1 1 0 Bus Voltage, Continuous1 1 1 Shunt and Bus, Continuous
(1) Shaded values are default.
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 25
Product Folder Link(s): INA219
DATA OUTPUT REGISTERS
Shunt Voltage Register 01h (Read-Only)
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
The Shunt Voltage Register stores the current shunt voltage reading, V
SHUNT
. Shunt Voltage Register bits areshifted according to the PGA setting selected in the Configuration Register (00h). When multiple sign bits arepresent, they will all be the same value. Negative numbers are represented in two's complement format.Generate the two's complement of a negative number by complementing the absolute value binary number andadding 1. Extend the sign, denoting a negative number by setting the MSB = '1'. Extend the sign to anyadditional sign bits to form the 16-bit word.
Example: For a value of V
SHUNT
= 320mV:1. Take the absolute value (include accuracy to 0.01mV)==> 320.002. Translate this number to a whole decimal number ==> 320003. Convert it to binary==> 111 1101 0000 00004. Complement the binary result : 000 0010 1111 11115. Add 1 to the Complement to create the Two s Complement formatted result ==> 000 0011 0000 00006. Extend the sign and create the 16-bit word: 1000 0011 0000 0000 = 8300h (Remember to extend the sign toall sign-bits, as necessary based on the PGA setting.)
At PGA = ÷ 8, full-scale range = ± 320mV (decimal = 32000, positive value hex = 7D00, negative value hex =8300), and LSB = 10 µV.BIT # D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
BIT
SIGN SD14_8 SD13_8 SD12_8 SD11_8 SD10_8 SD9_8 SD8_8 SD7_8 SD6_8 SD5_8 SD4_8 SD3_8 SD2_8 SD1_8 SD0_8NAME
POR
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VALUE
At PGA = ÷ 4, full-scale range = ± 160mV (decimal = 16000, positive value hex = 3E80, negative value hex =C180), and LSB = 10 µV.BIT # D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
BIT
SIGN SIGN SD13_4 SD12_4 SD11_4 SD10_4 SD9_4 SD8_4 SD7_4 SD6_4 SD5_4 SD4_4 SD3_4 SD2_4 SD1_4 SD0_4NAME
POR
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VALUE
At PGA = ÷ 2, full-scale range = ± 80mV (decimal = 8000, positive value hex = 1F40, negative value hex = E0C0),and LSB = 10 µV.BIT # D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
BIT
SIGN SIGN SIGN SD12_2 SD11_2 SD10_2 SD9_2 SD8_2 SD7_2 SD6_2 SD5_2 SD4_2 SD3_2 SD2_2 SD1_2 SD0_2NAME
POR
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VALUE
At PGA = ÷ 1, full-scale range = ± 40mV (decimal = 4000, positive value hex = 0FA0, negative value hex = F060),and LSB = 10 µV.BIT # D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
BIT
SIGN SIGN SIGN SIGN SD11_1 SD10_1 SD9_1 SD8_1 SD7_1 SD6_1 SD5_1 SD4_1 SD3_1 SD2_1 SD1_1 SD0_1NAME
POR
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VALUE
26 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
Table 6. Shunt Voltage Register Format
(1)
V
SHUNT
Decimal PGA = ÷ 8 PGA = ÷ 4 PGA = ÷ 2 PGA = ÷ 1Reading (mV) Value (D15 ..................D0) (D15 ..................D0) (D15 ..................D0) (D15 ..................D0)
320.02 32002 0111 1101 0000 0000 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000
320.01 32001 0111 1101 0000 0000 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000
320.00 32000 0111 1101 0000 0000 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000
319.99 31999 0111 1100 1111 1111 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000
319.98 31998 0111 1100 1111 1110 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000
160.02 16002 0011 1110 1000 0010 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000
160.01 16001 0011 1110 1000 0001 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000
160.00 16000 0011 1110 1000 0000 0011 1110 1000 0000 0001 1111 0100 0000 0000 1111 1010 0000
159.99 15999 0011 1110 0111 1111 0011 1110 0111 1111 0001 1111 0100 0000 0000 1111 1010 0000
159.98 15998 0011 1110 0111 1110 0011 1110 0111 1110 0001 1111 0100 0000 0000 1111 1010 0000
80.02 8002 0001 1111 0100 0010 0001 1111 0100 0010 0001 1111 0100 0000 0000 1111 1010 0000
80.01 8001 0001 1111 0100 0001 0001 1111 0100 0001 0001 1111 0100 0000 0000 1111 1010 0000
80.00 8000 0001 1111 0100 0000 0001 1111 0100 0000 0001 1111 0100 0000 0000 1111 1010 0000
79.99 7999 0001 1111 0011 1111 0001 1111 0011 1111 0001 1111 0011 1111 0000 1111 1010 0000
79.98 7998 0001 1111 0011 1110 0001 1111 0011 1110 0001 1111 0011 1110 0000 1111 1010 0000
40.02 4002 0000 1111 1010 0010 0000 1111 1010 0010 0000 1111 1010 0010 0000 1111 1010 0000
40.01 4001 0000 1111 1010 0001 0000 1111 1010 0001 0000 1111 1010 0001 0000 1111 1010 0000
40.00 4000 0000 1111 1010 0000 0000 1111 1010 0000 0000 1111 1010 0000 0000 1111 1010 0000
39.99 3999 0000 1111 1001 1111 0000 1111 1001 1111 0000 1111 1001 1111 0000 1111 1001 1111
39.98 3998 0000 1111 1001 1110 0000 1111 1001 1110 0000 1111 1001 1110 0000 1111 1001 1110
0.02 2 0000 0000 0000 0010 0000 0000 0000 0010 0000 0000 0000 0010 0000 0000 0000 0010
0.01 1 0000 0000 0000 0001 0000 0000 0000 0001 0000 0000 0000 0001 0000 0000 0000 0001
0 0 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
0.01 1 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111
0.02 2 1111 1111 1111 1110 1111 1111 1111 1110 1111 1111 1111 1110 1111 1111 1111 1110
39.98 3998 1111 0000 0110 0010 1111 0000 0110 0010 1111 0000 0110 0010 1111 0000 0110 0010
39.99 3999 1111 0000 0110 0001 1111 0000 0110 0001 1111 0000 0110 0001 1111 0000 0110 0001
40.00 4000 1111 0000 0110 0000 1111 0000 0110 0000 1111 0000 0110 0000 1111 0000 0110 0000
40.01 4001 1111 0000 0101 1111 1111 0000 0101 1111 1111 0000 0101 1111 1111 0000 0110 0000
40.02 4002 1111 0000 0101 1110 1111 0000 0101 1110 1111 0000 0101 1110 1111 0000 0110 0000
79.98 7998 1110 0000 1100 0010 1110 0000 1100 0010 1110 0000 1100 0010 1111 0000 0110 0000
79.99 7999 1110 0000 1100 0001 1110 0000 1100 0001 1110 0000 1100 0001 1111 0000 0110 0000
80.00 8000 1110 0000 1100 0000 1110 0000 1100 0000 1110 0000 1100 0000 1111 0000 0110 0000
80.01 8001 1110 0000 1011 1111 1110 0000 1011 1111 1110 0000 1100 0000 1111 0000 0110 0000
80.02 8002 1110 0000 1011 1110 1110 0000 1011 1110 1110 0000 1100 0000 1111 0000 0110 0000
159.98 15998 1100 0001 1000 0010 1100 0001 1000 0010 1110 0000 1100 0000 1111 0000 0110 0000
159.99 15999 1100 0001 1000 0001 1100 0001 1000 0001 1110 0000 1100 0000 1111 0000 0110 0000
160.00 16000 1100 0001 1000 0000 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000
160.01 16001 1100 0001 0111 1111 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000
160.02 16002 1100 0001 0111 1110 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000
319.98 31998 1000 0011 0000 0010 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000
319.99 31999 1000 0011 0000 0001 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000
320.00 32000 1000 0011 0000 0000 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000
320.01 32001 1000 0011 0000 0000 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000
320.02 32002 1000 0011 0000 0000 1100 0001 1000 0000 1110 0000 1100 0000 1111 0000 0110 0000
(1) Out-of-range values are shown in grey shading.
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 27
Product Folder Link(s): INA219
Bus Voltage Register 02h (Read-Only)
Power Register 03h (Read-Only)
Power= Current BusVoltage´
5000
Current Register 04h (Read-Only)
Current= ShuntVoltage CalibrationRegister´
4096
INA219
SBOS448C AUGUST 2008 REVISED MARCH 2009 ...................................................................................................................................................
www.ti.com
The Bus Voltage Register stores the most recent bus voltage reading, V
BUS
.
At full-scale range = 32V (decimal = 8000, hex = 1F40), and LSB = 4mV.BIT # D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
BIT
BD12 BD11 BD10 BD9 BD8 BD7 BD6 BD5 BD4 BD3 BD2 BD1 BD0 CNVR OVFNAME
POR
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VALUE
At full-scale range = 16V (decimal = 4000, hex = 0FA0), and LSB = 4mV.BIT # D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
BIT
0 BD11 BD10 BD9 BD8 BD7 BD6 BD5 BD4 BD3 BD2 BD1 BD0 CNVR OVFNAME
POR
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VALUE
CNVR: Conversion Ready
Bit 1 Although the data from the last conversion can be read at any time, the INA219 Conversion Ready bit (CNVR)indicates when data from a conversion is available in the data output registers. The CNVR bit is set after allconversions, averaging, and multiplications are complete. CNVR will clear under the following conditions:1.) Writing a new mode into the Operating Mode bits in the Configuration Register (except for Power-Down orDisable)
2.) Reading the Power Register
OVF: Math Overflow Flag
Bit 0 The Math Overflow Flag (OVF) is set when the Power or Current calculations are out of range. It indicates thatcurrent and power data may be meaningless.
Full-scale range and LSB are set by the Calibration Register. See the Programming the INA219 PowerMeasurement Engine section.BIT # D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
BIT
PD15 PD14 PD13 PD12 PD11 PD10 PD9 PD8 PD7 PD6 PD5 PD4 PD3 PD2 PD1 PD0NAME
POR
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VALUE
The Power Register records power in watts by multiplying the values of the current with the value of the busvoltage according to the equation:
Full-scale range and LSB depend on the value entered in the Calibration Register. See the Programming theINA219 Power Measurement Engine section. Negative values are stored in two's complement format.BIT # D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
BIT
CSIGN CD14 CD13 CD12 CD11 CD10 CD9 CD8 CD7 CD6 CD5 CD4 CD3 CD2 CD1 CD0NAME
POR
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VALUE
The value of the Current Register is calculated by multiplying the value in the Shunt Voltage Register with thevalue in the Calibration Register according to the equation:
28 Submit Documentation Feedback Copyright © 2008 2009, Texas Instruments Incorporated
Product Folder Link(s): INA219
CALIBRATION REGISTER
Calibration Register 05h (Read/Write)
INA219
www.ti.com
................................................................................................................................................... SBOS448C AUGUST 2008 REVISED MARCH 2009
Current and power calibration are set by bits D15 to D1 of the Calibration Register. Note that bit D0 is not used inthe calculation. This register sets the current that corresponds to a full-scale drop across the shunt. Full-scalerange and the LSB of the current and power measurement depend on the value entered in this register. See theProgramming the INA219 Power Measurement Engine section. This register is suitable for use in overall systemcalibration. Note that the '0' POR values are all default.BIT # D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
(1)
BIT
FS15 FS14 FS13 FS12 FS11 FS10 FS9 FS8 FS7 FS6 FS5 FS4 FS3 FS2 FS1 FS0NAME
POR
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0VALUE
(1) D0 is a void bit and will always be ' 0 ' . It is not possible to write a ' 1 ' to D0. CALIBRATION is the value stored in D15:D1.
Copyright © 2008 2009, Texas Instruments Incorporated Submit Documentation Feedback 29
Product Folder Link(s): INA219
PACKAGING INFORMATION
Orderable Device Status (1) Package
Type Package
Drawing Pins Package
Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
INA219AID ACTIVE SOIC D 8 75 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
INA219AIDCNR ACTIVE SOT-23 DCN 8 3000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
INA219AIDCNRG4 ACTIVE SOT-23 DCN 8 3000 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
INA219AIDCNT ACTIVE SOT-23 DCN 8 250 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
INA219AIDCNTG4 ACTIVE SOT-23 DCN 8 250 Green (RoHS &
no Sb/Br) CU NIPDAU Level-2-260C-1 YEAR
INA219AIDR ACTIVE SOIC D 8 2500 Green (RoHS &
no Sb/Br) CU NIPDAU Level-1-260C-UNLIM
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
PACKAGE OPTION ADDENDUM
www.ti.com 27-Mar-2009
Addendum-Page 1
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0 (mm) B0 (mm) K0 (mm) P1
(mm) W
(mm) Pin1
Quadrant
INA219AIDCNR SOT-23 DCN 8 3000 179.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3
INA219AIDCNT SOT-23 DCN 8 250 179.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3
PACKAGE MATERIALS INFORMATION
www.ti.com 27-Mar-2009
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
INA219AIDCNR SOT-23 DCN 8 3000 195.0 200.0 45.0
INA219AIDCNT SOT-23 DCN 8 250 195.0 200.0 45.0
PACKAGE MATERIALS INFORMATION
www.ti.com 27-Mar-2009
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,and other changes to its products and services at any time and to discontinue any product or service without notice. Customers shouldobtain the latest relevant information before placing orders and should verify that such information is current and complete. All products aresold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standardwarranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except wheremandated by government requirements, testing of all parameters of each product is not necessarily performed.TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products andapplications using TI components. To minimize the risks associated with customer products and applications, customers should provideadequate design and operating safeguards.TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Informationpublished by TI regarding third-party products or services does not constitute a license from TI to use such products or services or awarranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectualproperty of the third party, or a license from TI under the patents or other intellectual property of TI.Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompaniedby all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptivebusiness practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additionalrestrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids allexpress and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is notresponsible or liable for any such statements.TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonablybe expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governingsuch use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, andacknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their productsand any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may beprovided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products insuch safety-critical applications.TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products arespecifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet militaryspecifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely atthe Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products aredesignated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designatedproducts in automotive applications, TI will not be responsible for any failure to meet such requirements.Following are URLs where you can obtain information on other Texas Instruments products and application solutions:Products ApplicationsAmplifiers amplifier.ti.com Audio www.ti.com/audioData Converters dataconverter.ti.com Automotive www.ti.com/automotiveDLP® Products www.dlp.com Broadband www.ti.com/broadbandDSP dsp.ti.com Digital Control www.ti.com/digitalcontrolClocks and Timers www.ti.com/clocks Medical www.ti.com/medicalInterface interface.ti.com Military www.ti.com/militaryLogic logic.ti.com Optical Networking www.ti.com/opticalnetworkPower Mgmt power.ti.com Security www.ti.com/securityMicrocontrollers microcontroller.ti.com Telephony www.ti.com/telephonyRFID www.ti-rfid.com Video & Imaging www.ti.com/videoRF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265Copyright © 2009, Texas Instruments Incorporated