LMZ14201H
1A SIMPLE SWITCHER Power Module for High Output Voltage
Easy to use 7 pin package
30135430
TO-PMOD 7 Pin Package
10.16 x 13.77 x 4.57 mm (0.4 x 0.542 x 0.18 in)
θJA = 16°C/W, θJC = 1.9°C/W
RoHS Compliant
Electrical Specifications
Up to 1A output current
Input voltage range 6V to 42V
Output voltage as low as 5V
Efficiency up to 97%
Key Features
Integrated shielded inductor
Simple PCB layout
Flexible startup sequencing using external soft-start and
precision enable
Protection against inrush currents
Input UVLO and output short circuit protection
– 40°C to 125°C junction temperature range
Single exposed pad and standard pinout for easy
mounting and manufacturing
Low output voltage ripple
Pin-to-pin compatible family:
LMZ14203H/2H/1H (42V max 3A, 2A, 1A)
LMZ14203/2/1 (42V max 3A, 2A, 1A)
LMZ12003/2/1 (20V max 3A, 2A, 1A)
Fully enabled for Webench® Power Designer
Applications
Intermediate bus conversions to 12V and 24V rail
Time critical projects
Space constrained / high thermal requirement applications
Negative output voltage applications
Performance Benefits
High efficiency reduces system heat generation
Low radiated EMI (EN 55022 Class B compliant) (Note 5)
No compensation required
Low package thermal resistance
System Performance
Efficiency VOUT = 12V
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 15V
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135407
Thermal Derating VOUT = 12V, θJA = 16°C/W
-20 0 20 40 60 80 100 120 140
0.0
0.2
0.4
0.6
0.8
1.0
1.2
OUTPUT CURRENT (A)
AMBIENT TEMPERATURE (°C)
VIN = 15V
VIN = 24V
VIN = 42V
30135432
Radiated Emissions (EN 55022 Class B)
0 200 400 600 800 1000
0
10
20
30
40
50
60
70
80
RADIATED EMISSIONS (dBμV/m)
FREQUENCY (MHz)
Emissions (Evaluation Board)
EN 55022 Limit (Class B)
30135425
SIMPLE SWITCHER® is a registered trademark of National Semiconductor Corporation
PRODUCTION DATA information is current as of
publication date. Products conform to specifications per
the terms of the Texas Instruments standard warranty.
Production processing does not necessarily include
testing of all parameters.
301354 SNVS690C Copyright © 1999-2012, Texas Instruments Incorporated
Simplified Application Schematic
30135401
Connection Diagram
30135402
Top View
7-Lead TO-PMOD
Ordering Information
Order Number Package Type NSC Package Drawing Supplied As
LMZ14201HTZ TO-PMOD-7 TZA07A 250 Units on Tape and Reel
LMZ14201HTZX TO-PMOD-7 TZA07A 500 Units on Tape and Reel
LMZ14201HTZE TO-PMOD-7 TZA07A 45 Units in a Rail
LMZ14201H
2 Copyright © 1999-2012, Texas Instruments Incorporated
Pin Descriptions
Pin Name Description
1 VIN Supply input — Additional external input capacitance is required between this pin and the exposed pad (EP).
2 RON On time resistor — An external resistor from VIN to this pin sets the on-time and frequency of the application. Typical
values range from 100k to 700k ohms.
3 EN Enable — Input to the precision enable comparator. Rising threshold is 1.18V.
4 GND Ground — Reference point for all stated voltages. Must be externally connected to EP.
5 SS Soft-Start — An internal 8 µA current source charges an external capacitor to produce the soft-start function.
6 FB Feedback — Internally connected to the regulation, over-voltage, and short-circuit comparators. The regulation
reference point is 0.8V at this input pin. Connect the feedback resistor divider between the output and ground to set
the output voltage.
7 VOUT Output Voltage — Output from the internal inductor. Connect the output capacitor between this pin and the EP.
EP EP Exposed Pad — Internally connected to pin 4. Used to dissipate heat from the package during operation. Must be
electrically connected to pin 4 external to the package.
LMZ14201H
Copyright © 1999-2012, Texas Instruments Incorporated 3
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for
availability and specifications.
VIN, RON to GND -0.3V to 43.5V
EN, FB, SS to GND -0.3V to 7V
Junction Temperature 150°C
Storage Temperature Range -65°C to 150°C
ESD Susceptibility(Note 2) ± 2 kV
Peak Reflow Case Temperature
(30 sec)
245°C
For soldering specifications, refer to the following document:
www.ti.com/lit/snoa549c
Operating Ratings (Note 1)
VIN 6V to 42V
EN 0V to 6.5V
Operation Junction Temperature −40°C to 125°C
Electrical Characteristics Limits in standard type are for TJ = 25°C only; limits in boldface type apply over the
junction temperature (TJ) range of -40°C to +125°C. Minimum and Maximum limits are guaranteed through test, design or statistical
correlation. Typical values represent the most likely parametric norm at TJ = 25°C, and are provided for reference purposes only.
Unless otherwise stated the following conditions apply: VIN = 24V, VOUT = 12V, RON = 249k
Symbol Parameter Conditions Min
(Note 3)
Typ
(Note 4)
Max
(Note 3)Units
SYSTEM PARAMETERS
Enable Control
VEN EN threshold trip point VEN rising 1.10 1.18 1.25 V
VEN-HYS EN threshold hysteresis 90 mV
Soft-Start
ISS SS source current VSS = 0V 810 15 µA
ISS-DIS SS discharge current -200 µA
Current Limit
ICL Current limit threshold DC average 1.5 1.95 2.7 A
VIN UVLO
VINUVLO Input UVLO EN pin floating
VIN rising
3.75 V
VINUVLO-HYST Hysteresis EN pin floating
VIN falling
130 mV
ON/OFF Timer
tON-MIN ON timer minimum pulse width 150 ns
tOFF OFF timer pulse width 260 ns
Regulation and Over-Voltage Comparator
VFB In-regulation feedback voltage VIN = 24V, VOUT = 12V
VSS >+ 0.8V
TJ = -40°C to 125°C
IOUT = 10mA to 1A
0.782 0.803 0.822 V
VIN = 24V, VOUT = 12V
VSS >+ 0.8V
TJ = 25°C
IOUT = 10mA to 1A
0.786 0.803 0.818 V
LMZ14201H
4 Copyright © 1999-2012, Texas Instruments Incorporated
Symbol Parameter Conditions Min
(Note 3)
Typ
(Note 4)
Max
(Note 3)Units
VFB In-regulation feedback voltage VIN = 36V, VOUT = 24V
VSS >+ 0.8V
TJ = -40°C to 125°C
IOUT = 10mA to 1A
0.780 0.803 0.823 V
VIN = 36V, VOUT = 24V
VSS >+ 0.8V
TJ = 25°C
IOUT = 10mA to 1A
0.787 0.803 0.819 V
VFB-OVP Feedback over-voltage
protection threshold
0.92 V
IFB Feedback input bias current 5 nA
IQNon Switching Input Current VFB= 0.86V 1 mA
ISD Shut Down Quiescent Current VEN= 0V 25 μA
Thermal Characteristics
TSD Thermal Shutdown Rising 165 °C
TSD-HYST Thermal Shutdown Hysteresis 15 °C
θJA Junction to Ambient 4 layer Printed Circuit Board, 7.62cm x
7.62cm (3in x 3in) area, 1 oz Copper, No
air flow
16 °C/W
4 layer Printed Circuit Board, 6.35cm x
6.35cm (2.5in x 2.5in) area, 1 oz
Copper, No air flow
18.4 °C/W
θJC Junction to Case No air flow 1.9 °C/W
PERFORMANCE PARAMETERS
ΔVOUT Output Voltage Ripple VOUT = 5V, COUT = 100µF 6.3V X7R 8 mV PP
ΔVOUTVIN Line Regulation VIN = 16V to 42V, IOUT= 1A .01 %
ΔVOUTIOUT Load Regulation VIN = 24V, IOUT= 0A to 1A 1.5 mV/A
ηEfficiency VIN = 24V VOUT = 12V IOUT = 0.5A 94 %
ηEfficiency VIN = 24V VOUT = 12V IOUT = 1A 92 %
Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the
device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics.
Note 2: The human body model is a 100pF capacitor discharged through a 1.5 k resistor into each pin. Test method is per JESD-22-114.
Note 3: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical
Quality Control (SQC) methods. Limits are used to calculate National’s Average Outgoing Quality Level (AOQL).
Note 4: Typical numbers are at 25°C and represent the most likely parametric norm.
Note 5: EN 55022:2006, +A1:2007, FCC Part 15 Subpart B: 2007.
LMZ14201H
Copyright © 1999-2012, Texas Instruments Incorporated 5
Typical Performance Characteristics
Unless otherwise specified, the following conditions apply: VIN = 24V; Cin = 10uF X7R Ceramic; CO = 47uF; TAMB = 25°C.
Efficiency VOUT = 5.0V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 8V
VIN = 12V
VIN = 24V
VIN = 36V
VIN = 42V
30135412
Power Dissipation VOUT = 5.0V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 8V
VIN = 12V
VIN = 24V
VIN = 36V
VIN = 42V
30135410
Efficiency VOUT = 12V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 15V
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135407
Power Dissipation VOUT = 12V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 15V
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135416
Efficiency VOUT = 15V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135409
Power Dissipation VOUT = 15V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135450
LMZ14201H
6 Copyright © 1999-2012, Texas Instruments Incorporated
Efficiency VOUT = 18V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135449
Power Dissipation VOUT = 18V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135448
Efficiency VOUT = 24V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 28V
VIN = 30V
VIN = 36V
VIN = 42V
30135447
Power Dissipation VOUT = 24V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 28V
VIN = 30V
VIN = 36V
VIN = 42V
30135446
Efficiency VOUT = 30V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 34V
VIN = 36V
VIN = 42V
30135440
Power Dissipation VOUT = 30V TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 34V
VIN = 36V
VIN = 42V
30135439
LMZ14201H
Copyright © 1999-2012, Texas Instruments Incorporated 7
Efficiency VOUT = 5.0V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 8V
VIN = 12V
VIN = 24V
VIN = 36V
VIN = 42V
30135415
Power Dissipation VOUT = 5.0V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 8V
VIN = 12V
VIN = 24V
VIN = 36V
VIN = 42V
30135445
Efficiency VOUT = 12V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 15V
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135414
Power Dissipation VOUT = 12V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 15V
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135413
Efficiency VOUT = 15V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135442
Power Dissipation VOUT = 15V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135441
LMZ14201H
8 Copyright © 1999-2012, Texas Instruments Incorporated
Efficiency VOUT = 18V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135444
Power Dissipation VOUT = 18V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135443
Efficiency VOUT = 24V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 28V
VIN = 30V
VIN = 36V
VIN = 42V
30135438
Power Dissipation VOUT = 24V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 28V
VIN = 30V
VIN = 36V
VIN = 42V
30135437
Efficiency VOUT = 30V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
70
75
80
85
90
95
100
EFFICIENCY (%)
OUTPUT CURRENT (A)
VIN = 34V
VIN = 36V
VIN = 42V
30135436
Power Dissipation VOUT = 30V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 34V
VIN = 36V
VIN = 42V
30135435
LMZ14201H
Copyright © 1999-2012, Texas Instruments Incorporated 9
Thermal Derating VOUT = 12V, θJA = 16°C/W
-20 0 20 40 60 80 100 120 140
0.0
0.2
0.4
0.6
0.8
1.0
1.2
OUTPUT CURRENT (A)
AMBIENT TEMPERATURE (°C)
VIN = 15V
VIN = 24V
VIN = 42V
30135432
Thermal Derating VOUT = 12V, θJA = 20°C/W
-20 0 20 40 60 80 100 120 140
0.0
0.2
0.4
0.6
0.8
1.0
1.2
OUTPUT CURRENT (A)
AMBIENT TEMPERATURE (°C)
VIN = 15V
VIN = 24V
VIN = 42V
30135429
Thermal Derating VOUT = 24V, θJA = 16°C/W
-20 0 20 40 60 80 100 120 140
0.0
0.2
0.4
0.6
0.8
1.0
1.2
OUTPUT CURRENT (A)
AMBIENT TEMPERATURE (°C)
VIN = 30V
VIN = 36V
VIN = 42V
30135431
Thermal Derating VOUT = 24V, θJA = 20°C/W
-20 0 20 40 60 80 100 120 140
0.0
0.2
0.4
0.6
0.8
1.0
1.2
OUTPUT CURRENT (A)
AMBIENT TEMPERATURE (°C)
VIN = 30V
VIN = 36V
VIN = 42V
30135428
Thermal Derating VOUT = 30V, θJA = 16°C/W
-20 0 20 40 60 80 100 120 140
0.0
0.2
0.4
0.6
0.8
1.0
1.2
OUTPUT CURRENT (A)
AMBIENT TEMPERATURE (°C)
VIN = 34V
VIN = 36V
VIN = 42V
30135453
Thermal Derating VOUT = 30V, θJA = 20°C/W
-20 0 20 40 60 80 100 120 140
0.0
0.2
0.4
0.6
0.8
1.0
1.2
OUTPUT CURRENT (A)
AMBIENT TEMPERATURE (°C)
VIN = 34V
VIN = 36V
VIN = 42V
30135454
LMZ14201H
10 Copyright © 1999-2012, Texas Instruments Incorporated
Package Thermal Resistance θJA
4 Layer Printed Circuit Board with 1oz Copper
0 10 20 30 40 50 60
0
5
10
15
20
25
30
35
40
THERMAL RESISTANCE θJA (°C/W)
BOARD AREA (cm2)
0LFM (0m/s) air
225LFM (1.14m/s) air
500LFM (2.54m/s) air
Evaluation Board Area
30135427
Line and Load Regulation TAMB = 25°C
0.0 0.2 0.4 0.6 0.8 1.0
-0.20
-0.15
-0.10
-0.05
0.00
0.05
0.10
0.15
0.20
OUTPUT VOLTAGE REGULATION (%)
OUTPUT CURRENT (A)
VIN = 15V
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135452
Output Ripple
VIN = 12V, IOUT = 1A, Ceramic COUT, BW = 200 MHz
30135405
Output Ripple
VIN = 24V, IOUT = 1A, Polymer Electrolytic COUT, BW = 200 MHz
30135404
Load Transient Response VIN = 24V VOUT = 12V
Load Step from 10% to 100%
30135403
Load Transient Response VIN = 24V VOUT = 12V
Load Step from 30% to 100%
30135406
LMZ14201H
Copyright © 1999-2012, Texas Instruments Incorporated 11
Current Limit vs. Input Voltage
VOUT = 5V
5 10 15 20 25 30 35 40 45
1.0
1.5
2.0
2.5
3.0
3.5
DC CURRENT LIMIT LEVEL (A)
INPUT VOLTAGE (V)
Fsw = 250kHz
Fsw = 400kHz
Fsw = 600kHz
30135421
Switching Frequency vs. Power Dissipation
VOUT = 5V
200 300 400 500 600 700 800
0.0
0.3
0.6
0.9
1.2
1.5
1.8
POWER DISSIPATION (W)
SWITCHING FREQUENCY (kHz)
VIN = 12V
VIN = 24V
VIN = 36V
VIN = 42V
30135418
Current Limit vs. Input Voltage
VOUT = 12V
5 10 15 20 25 30 35 40 45
1.0
1.5
2.0
2.5
3.0
3.5
DC CURRENT LIMIT LEVEL (A)
INPUT VOLTAGE (V)
Fsw = 250kHz
Fsw = 400kHz
Fsw = 600kHz
30135422
Switching Frequency vs. Power Dissipation
VOUT = 12V
200 300 400 500 600 700 800
0.0
0.3
0.6
0.9
1.2
1.5
1.8
POWER DISSIPATION (W)
SWITCHING FREQUENCY (kHz)
VIN = 15V
VIN = 24V
VIN = 36V
VIN = 42V
30135419
Current Limit vs. Input Voltage
VOUT = 24V
30 33 36 39 42 45
1.0
1.5
2.0
2.5
3.0
3.5
DC CURRENT LIMIT LEVEL (A)
INPUT VOLTAGE (V)
Fsw = 250kHz
Fsw = 400kHz
Fsw = 600kHz
30135423
Switching Frequency vs. Power Dissipation
VOUT = 24V
200 300 400 500 600 700 800
0.0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
POWER DISSIPATION (W)
SWITCHING FREQUENCY (kHz)
VIN = 30V
VIN = 36V
VIN = 42V
30135420
LMZ14201H
12 Copyright © 1999-2012, Texas Instruments Incorporated
Startup
VIN = 24V IOUT = 1A
30135457
Radiated EMI of Evaluation Board, VOUT = 12V
0 200 400 600 800 1000
0
10
20
30
40
50
60
70
80
RADIATED EMISSIONS (dBμV/m)
FREQUENCY (MHz)
Emissions (Evaluation Board)
EN 55022 Limit (Class B)
30135425
Conducted EMI, VOUT = 12V
Evaluation Board BOM and 3.3µH 1µF LC line filter
0.1 1 10 100
0
10
20
30
40
50
60
70
80
CONDUCTED EMISSIONS (dBμV)
FREQUENCY (MHz)
Emissions
CISPR 22 Quasi Peak
CISPR 22 Average
30135424
LMZ14201H
Copyright © 1999-2012, Texas Instruments Incorporated 13
Application Block Diagram
30135408
COT Control Circuit Overview
Constant On Time control is based on a comparator and an on-time one shot, with the output voltage feedback compared to an
internal 0.8V reference. If the feedback voltage is below the reference, the high-side MOSFET is turned on for a fixed on-time
determined by a programming resistor RON. RON is connected to VIN such that on-time is reduced with increasing input supply
voltage. Following this on-time, the high-side MOSFET remains off for a minimum of 260 ns. If the voltage on the feedback pin falls
below the reference level again the on-time cycle is repeated. Regulation is achieved in this manner.
Design Steps for the LMZ14201H Application
The LMZ14201H is fully supported by Webench® which offers the following:
• Component selection
• Electrical simulation
• Thermal simulation
• Build-it prototype board for a reduction in design time
The following list of steps can be used to manually design the LMZ14201H application.
• Select minimum operating VIN with enable divider resistors
• Program VO with divider resistor selection
• Program turn-on time with soft-start capacitor selection
• Select CO
• Select CIN
• Set operating frequency with RON
• Determine module dissipation
• Layout PCB for required thermal performance
ENABLE DIVIDER, RENT AND RENB SELECTION
The enable input provides a precise 1.18V reference threshold to allow direct logic drive or connection to a voltage divider from a
higher enable voltage such as VIN. The enable input also incorporates 90 mV (typ) of hysteresis resulting in a falling threshold of
1.09V. The maximum recommended voltage into the EN pin is 6.5V. For applications where the midpoint of the enable divider
exceeds 6.5V, a small zener can be added to limit this voltage.
The function of the RENT and RENB divider shown in the Application Block Diagram is to allow the designer to choose an input
voltage below which the circuit will be disabled. This implements the feature of programmable under voltage lockout. This is often
used in battery powered systems to prevent deep discharge of the system battery. It is also useful in system designs for sequencing
of output rails or to prevent early turn-on of the supply as the main input voltage rail rises at power-up. Applying the enable divider
to the main input rail is often done in the case of higher input voltage systems such as 24V AC/DC systems where a lower boundary
of operation should be established. In the case of sequencing supplies, the divider is connected to a rail that becomes active earlier
in the power-up cycle than the LMZ14201H output rail. The two resistors should be chosen based on the following ratio:
RENT / RENB = (VIN-ENABLE/ 1.18V) – 1 (1)
LMZ14201H
14 Copyright © 1999-2012, Texas Instruments Incorporated
The EN pin is internally pulled up to VIN and can be left floating for always-on operation. However, it is good practice to use the
enable divider and turn on the regulator when VIN is close to reaching its nominal value. This will guarantee smooth startup and
will prevent overloading the input supply.
OUTPUT VOLTAGE SELECTION
Output voltage is determined by a divider of two resistors connected between VO and ground. The midpoint of the divider is con-
nected to the FB input. The voltage at FB is compared to a 0.8V internal reference. In normal operation an on-time cycle is initiated
when the voltage on the FB pin falls below 0.8V. The high-side MOSFET on-time cycle causes the output voltage to rise and the
voltage at the FB to exceed 0.8V. As long as the voltage at FB is above 0.8V, on-time cycles will not occur.
The regulated output voltage determined by the external divider resistors RFBT and RFBB is:
VO = 0.8V x (1 + RFBT / RFBB) (2)
Rearranging terms; the ratio of the feedback resistors for a desired output voltage is:
RFBT / RFBB = (VO / 0.8V) - 1(3)
These resistors should be chosen from values in the range of 1 k to 50 kΩ.
A feed-forward capacitor is placed in parallel with RFBT to improve load step transient response. Its value is usually determined
experimentally by load stepping between DCM and CCM conduction modes and adjusting for best transient response and minimum
output ripple.
A table of values for RFBT , RFBB , and RON is included in the simplified applications schematic.
SOFT-START CAPACITOR, CSS, SELECTION
Programmable soft-start permits the regulator to slowly ramp to its steady state operating point after being enabled, thereby reducing
current inrush from the input supply and slowing the output voltage rise-time to prevent overshoot.
Upon turn-on, after all UVLO conditions have been passed, an internal 8uA current source begins charging the external soft-start
capacitor. The soft-start time duration to reach steady state operation is given by the formula:
tSS = VREF x CSS / Iss = 0.8V x CSS / 8uA (4)
This equation can be rearranged as follows:
CSS = tSS x 8 μA / 0.8V (5)
Use of a 4700pF capacitor results in 0.5ms soft-start duration. This is a recommended value. Note that high values of CSS capac-
itance will cause more output voltage droop when a load transient goes across the DCM-CCM boundary. Use equation 18 below
to find the DCM-CCM boundary load current for the specific operating condition. If a fast load transient response is desired for
steps between DCM and CCM mode the softstart capacitor value should be less than 0.018µF.
Note that the following conditions will reset the soft-start capacitor by discharging the SS input to ground with an internal 200 μA
current sink:
• The enable input being “pulled low”
• Thermal shutdown condition
• Over-current fault
• Internal VIN UVLO
OUTPUT CAPACITOR, CO, SELECTION
None of the required output capacitance is contained within the module. At a minimum, the output capacitor must meet the worst
case RMS current rating of 0.5 x ILR P-P, as calculated in equation (19). Beyond that, additional capacitance will reduce output ripple
so long as the ESR is low enough to permit it. A minimum value of 10 μF is generally required. Experimentation will be required if
attempting to operate with a minimum value. Low ESR capacitors, such as ceramic and polymer electrolytic capacitors are rec-
ommended.
CAPACITANCE:
The following equation provides a good first pass approximation of CO for load transient requirements:
COISTEP x VFB x L x VIN/ (4 x VO x (VIN — VO) x VOUT-TRAN)(6)
As an example, for 1A load step, VIN = 24V, VOUT = 12V, VOUT-TRAN = 50mV:
CO 1A x 0.8V x 15μH x 24V / (4 x 12V x ( 24V — 12V) x 50mV)
CO 10.05μF
ESR:
The ESR of the output capacitor affects the output voltage ripple. High ESR will result in larger VOUT peak-to-peak ripple voltage.
Furthermore, high output voltage ripple caused by excessive ESR can trigger the over-voltage protection monitored at the FB pin.
The ESR should be chosen to satisfy the maximum desired VOUT peak-to-peak ripple voltage and to avoid over-voltage protection
during normal operation. The following equations can be used:
ESRMAX-RIPPLE VOUT-RIPPLE / ILR P-P(7)
where ILR P-P is calculated using equation (19) below.
ESRMAX-OVP < (VFB-OVP - VFB) / (ILR P-P x AFB )(8)
LMZ14201H
Copyright © 1999-2012, Texas Instruments Incorporated 15
where AFB is the gain of the feedback network from VOUT to VFB at the switching frequency.
As worst case, assume the gain of AFB with the CFF capacitor at the switching frequency is 1.
The selected capacitor should have sufficient voltage and RMS current rating. The RMS current through the output capacitor is:
I(COUT(RMS)) = ILR P-P / 12 (9)
INPUT CAPACITOR, CIN, SELECTION
The LMZ14201H module contains an internal 0.47 µF input ceramic capacitor. Additional input capacitance is required external to
the module to handle the input ripple current of the application. This input capacitance should be located as close as possible to
the module. Input capacitor selection is generally directed to satisfy the input ripple current requirements rather than by capacitance
value. Worst case input ripple current rating is dictated by the equation:
I(CIN(RMS)) 1 / 2 x IO x (D / 1-D) (10)
where D VO / VIN
(As a point of reference, the worst case ripple current will occur when the module is presented with full load current and when
VIN = 2 x VO).
Recommended minimum input capacitance is 10uF X7R ceramic with a voltage rating at least 25% higher than the maximum
applied input voltage for the application. It is also recommended that attention be paid to the voltage and temperature deratings of
the capacitor selected. It should be noted that ripple current rating of ceramic capacitors may be missing from the capacitor data
sheet and you may have to contact the capacitor manufacturer for this rating.
If the system design requires a certain maximum value of input ripple voltage ΔVIN to be maintained then the following equation
may be used.
CIN IO x D x (1–D) / fSW-CCM x ΔVIN(11)
If ΔVIN is 1% of VIN for a 24V input to 12V output application this equals 240 mV and fSW = 400 kHz.
CIN 1A x 12V/24V x (1– 12V/24V) / (400000 x 0.240 V)
CIN 2.6μF
Additional bulk capacitance with higher ESR may be required to damp any resonant effects of the input capacitance and parasitic
inductance of the incoming supply lines.
ON TIME, RON, RESISTOR SELECTION
Many designs will begin with a desired switching frequency in mind. As seen in the Typical Performance Characteristics section,
the best efficiency is achieved in the 300kHz-400kHz switching frequency range. The following equation can be used to calculate
the RON value.
fSW(CCM) VO / (1.3 x 10-10 x RON) (12)
This can be rearranged as
RON VO / (1.3 x 10 -10 x fSW(CCM) (13)
The selection of RON and fSW(CCM) must be confined by limitations in the on-time and off-time for the COT control section.
The on-time of the LMZ14201H timer is determined by the resistor RON and the input voltage VIN. It is calculated as follows:
tON = (1.3 x 10-10 x RON) / VIN (14)
The inverse relationship of tON and VIN gives a nearly constant switching frequency as VIN is varied. RON should be selected such
that the on-time at maximum VIN is greater than 150 ns. The on-timer has a limiter to ensure a minimum of 150 ns for tON. This
limits the maximum operating frequency, which is governed by the following equation:
fSW(MAX) = VO / (VIN(MAX) x 150 nsec) (15)
This equation can be used to select RON if a certain operating frequency is desired so long as the minimum on-time of 150 ns is
observed. The limit for RON can be calculated as follows:
RON VIN(MAX) x 150 nsec / (1.3 x 10 -10) (16)
If RON calculated in (13) is less than the minimum value determined in (16) a lower frequency should be selected. Alternatively,
VIN(MAX) can also be limited in order to keep the frequency unchanged.
Additionally, the minimum off-time of 260 ns (typ) limits the maximum duty ratio. Larger RON (lower FSW) should be selected in any
application requiring large duty ratio.
Discontinuous Conduction and Continuous Conduction Modes
At light load the regulator will operate in discontinuous conduction mode (DCM). With load currents above the critical conduction
point, it will operate in continuous conduction mode (CCM). When operating in DCM the switching cycle begins at zero amps
inductor current; increases up to a peak value, and then recedes back to zero before the end of the off-time. Note that during the
period of time that inductor current is zero, all load current is supplied by the output capacitor. The next on-time period starts when
the voltage on the FB pin falls below the internal reference. The switching frequency is lower in DCM and varies more with load
current as compared to CCM. Conversion efficiency in DCM is maintained since conduction and switching losses are reduced with
the smaller load and lower switching frequency. Operating frequency in DCM can be calculated as follows:
fSW(DCM)VO x (VIN-1) x 15μH x 1.18 x 1020 x IO / (VIN–VO) x RON2 (17)
LMZ14201H
16 Copyright © 1999-2012, Texas Instruments Incorporated
In CCM, current flows through the inductor through the entire switching cycle and never falls to zero during the off-time. The
switching frequency remains relatively constant with load current and line voltage variations. The CCM operating frequency can
be calculated using equation 12 above.
The approximate formula for determining the DCM/CCM boundary is as follows:
IDCBVOx (VIN–VO) / ( 2 x 15μH x fSW(CCM) x VIN) (18)
The inductor internal to the module is 15μH. This value was chosen as a good balance between low and high input voltage appli-
cations. The main parameter affected by the inductor is the amplitude of the inductor ripple current (ILR). ILR can be calculated with:
ILR P-P=VO x (VIN- VO) / (15µH x fSW x VIN) (19)
Where VIN is the maximum input voltage and fSW is determined from equation 12.
If the output current IO is determined by assuming that IO = IL, the higher and lower peak of ILR can be determined. Be aware that
the lower peak of ILR must be positive if CCM operation is required.
POWER DISSIPATION AND BOARD THERMAL REQUIREMENTS
For a design case of VIN = 24V, VOUT = 12V, IOUT = 1A, TAMB (MAX) = 85°C , and TJUNCTION = 125°C, the device must see a maximum
junction-to-ambient thermal resistance of:
θJA-MAX < (TJ-MAX - TAMB(MAX)) / PD
This θJA-MAX will ensure that the junction temperature of the regulator does not exceed TJ-MAX in the particular application ambient
temperature.
To calculate the required θJA-MAX we need to get an estimate for the power losses in the IC. The following graph is taken form the
Typical Performance Characteristics section and shows the power dissipation of the LMZ14201H for VOUT = 12V at 85°C TAMB.
Power Dissipation VOUT = 12V TAMB = 85°C
0.0 0.2 0.4 0.6 0.8 1.0
0.0
0.3
0.6
0.9
1.2
1.5
POWER DISSIPATION (W)
OUTPUT CURRENT (A)
VIN = 15V
VIN = 24V
VIN = 30V
VIN = 36V
VIN = 42V
30135413
Using the 85°C TAMB power dissipation data as a conservative starting point, the power dissipation PD for VIN = 24V and VOUT =
12V is estimated to be 0.75W. The necessary θJA-MAX can now be calculated.
θJA-MAX < (125°C - 85°C) / 0.75W
θJA-MAX < 53.3°C/W
To achieve this thermal resistance the PCB is required to dissipate the heat effectively. The area of the PCB will have a direct effect
on the overall junction-to-ambient thermal resistance. In order to estimate the necessary copper area we can refer to the following
Package Thermal Resistance graph. This graph is taken from the Typical Performance Characteristics section and shows how the
θJA varies with the PCB area.
LMZ14201H
Copyright © 1999-2012, Texas Instruments Incorporated 17
Package Thermal Resistance θJA 4 Layer Printed Circuit Board with 1oz Copper
0 10 20 30 40 50 60
0
5
10
15
20
25
30
35
40
THERMAL RESISTANCE θJA (°C/W)
BOARD AREA (cm2)
0LFM (0m/s) air
225LFM (1.14m/s) air
500LFM (2.54m/s) air
Evaluation Board Area
30135427
For θJA-MAX< 53.3°C/W and only natural convection (i.e. no air flow), the PCB area can be smaller than 9cm2. This corresponds to
a square board with 3cm x 3cm (1.18in x 1.18in) copper area, 4 layers, and 1oz copper thickness. Higher copper thickness will
further improve the overall thermal performance. Note that thermal vias should be placed under the IC package to easily transfer
heat from the top layer of the PCB to the inner layers and the bottom layer.
For more guidelines and insight on PCB copper area, thermal vias placement, and general thermal design practices please refer
to Application Note AN-2020 (http://www.national.com/an/AN/AN-2020.pdf).
PC BOARD LAYOUT GUIDELINES
PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC
converter and surrounding circuitry by contributing to EMI, ground bounce and resistive voltage drop in the traces. These can send
erroneous signals to the DC-DC converter resulting in poor regulation or instability. Good layout can be implemented by following
a few simple design rules.
30135411
1. Minimize area of switched current loops.
From an EMI reduction standpoint, it is imperative to minimize the high di/dt paths during PC board layout. The high current loops
that do not overlap have high di/dt content that will cause observable high frequency noise on the output pin if the input capacitor
(Cin1) is placed at a distance away from the LMZ14201H. Therefore place CIN1 as close as possible to the LMZ14201H VIN and
GND exposed pad. This will minimize the high di/dt area and reduce radiated EMI. Additionally, grounding for both the input and
output capacitor should consist of a localized top side plane that connects to the GND exposed pad (EP).
2. Have a single point ground.
The ground connections for the feedback, soft-start, and enable components should be routed to the GND pin of the device. This
prevents any switched or load currents from flowing in the analog ground traces. If not properly handled, poor grounding can result
in degraded load regulation or erratic output voltage ripple behavior. Provide the single point ground connection from pin 4 to EP.
3. Minimize trace length to the FB pin.
Both feedback resistors, RFBT and RFBB, and the feed forward capacitor CFF, should be located close to the FB pin. Since the FB
node is high impedance, maintain the copper area as small as possible. The traces from RFBT, RFBB, and CFF should be routed
away from the body of the LMZ14201H to minimize noise pickup.
4. Make input and output bus connections as wide as possible.
This reduces any voltage drops on the input or output of the converter and maximizes efficiency. To optimize voltage accuracy at
the load, ensure that a separate feedback voltage sense trace is made to the load. Doing so will correct for voltage drops and
provide optimum output accuracy.
5. Provide adequate device heat-sinking.
LMZ14201H
18 Copyright © 1999-2012, Texas Instruments Incorporated
Use an array of heat-sinking vias to connect the exposed pad to the ground plane on the bottom PCB layer. If the PCB has a
plurality of copper layers, these thermal vias can also be employed to make connection to inner layer heat-spreading ground planes.
For best results use a 6 x 6 via array with minimum via diameter of 10mils (254 μm) thermal vias spaced 59mils (1.5 mm). Ensure
enough copper area is used for heat-sinking to keep the junction temperature below 125°C.
Additional Features
OUTPUT OVER-VOLTAGE COMPARATOR
The voltage at FB is compared to a 0.92V internal reference. If FB rises above 0.92V the on-time is immediately terminated. This
condition is known as over-voltage protection (OVP). It can occur if the input voltage is increased very suddenly or if the output
load is decreased very suddenly. Once OVP is activated, the top MOSFET on-times will be inhibited until the condition clears.
Additionally, the synchronous MOSFET will remain on until inductor current falls to zero.
CURRENT LIMIT
Current limit detection is carried out during the off-time by monitoring the current in the synchronous MOSFET. Referring to the
Functional Block Diagram, when the top MOSFET is turned off, the inductor current flows through the load, the PGND pin and the
internal synchronous MOSFET. If this current exceeds the ICL value, the current limit comparator disables the start of the next on-
time period. The next switching cycle will occur only if the FB input is less than 0.8V and the inductor current has decreased below
I CL. Inductor current is monitored during the period of time the synchronous MOSFET is conducting. So long as inductor current
exceeds ICL, further on-time intervals for the top MOSFET will not occur. Switching frequency is lower during current limit due to
the longer off-time. It should also be noted that DC current limit varies with duty cycle, switching frequency, and temperature.
THERMAL PROTECTION
The junction temperature of the LMZ14201H should not be allowed to exceed its maximum ratings. Thermal protection is imple-
mented by an internal Thermal Shutdown circuit which activates at 165 °C (typ) causing the device to enter a low power standby
state. In this state the main MOSFET remains off causing VO to fall, and additionally the CSS capacitor is discharged to ground.
Thermal protection helps prevent catastrophic failures for accidental device overheating. When the junction temperature falls back
below 145 °C (typ Hyst = 20 °C) the SS pin is released, VO rises smoothly, and normal operation resumes.
ZERO COIL CURRENT DETECTION
The current of the lower (synchronous) MOSFET is monitored by a zero coil current detection circuit which inhibits the synchronous
MOSFET when its current reaches zero until the next on-time. This circuit enables the DCM operating mode, which improves
efficiency at light loads.
PRE-BIASED STARTUP
The LMZ14201H will properly start up into a pre-biased output. This startup situation is common in multiple rail logic applications
where current paths may exist between different power rails during the startup sequence. The pre-bias level of the output voltage
must be less than the input UVLO set point. This will prevent the output pre-bias from enabling the regulator through the high side
MOSFET body diode.
LMZ14201H
Copyright © 1999-2012, Texas Instruments Incorporated 19
Physical Dimensions inches (millimeters) unless otherwise noted
7-Lead TZA Package
NS Package Number TZA07A
LMZ14201H
20 Copyright © 1999-2012, Texas Instruments Incorporated
Notes
LMZ14201H
Copyright © 1999-2012, Texas Instruments Incorporated 21
Notes
Copyright © 1999-2012, Texas Instruments
Incorporated
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All
semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time
of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which
have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such
components to meet such requirements.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Mobile Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated