6.2 GHz Fractional-N Frequency Synthesizer ADF4156 Data Sheet FEATURES GENERAL DESCRIPTION RF bandwidth to 6.2 GHz 2.7 V to 3.3 V power supply Separate VP pin allows extended tuning voltage Programmable fractional modulus Programmable charge-pump currents 3-wire serial interface Digital lock detect Power-down mode Pin compatible with ADF4110/ADF4111/ADF4112/ADF4113, ADF4106, ADF4153, and ADF4154 frequency synthesizers Programmable RF output phase Loop filter design possible with ADIsimPLL Cycle slip reduction for faster lock times The ADF4156 is a 6.2 GHz fractional-N frequency synthesizer that implements local oscillators in the upconversion and downconversion sections of wireless receivers and transmitters. It consists of a low noise digital phase frequency detector (PFD), a precision charge pump, and a programmable reference divider. There is a - based fractional interpolator to allow programmable fractional-N division. The INT, FRAC, and MOD registers define an overall N divider (N = (INT + (FRAC/MOD))). The RF output phase is programmable for applications that require a particular phase relationship between the output and the reference. The ADF4156 also features cycle slip reduction circuitry, leading to faster lock times without the need for modifications to the loop filter. APPLICATIONS Control of all on-chip registers is via a simple 3-wire interface. The device operates with a power supply ranging from 2.7 V to 3.3 V and can be powered down when not in use. CATV equipment Base stations for mobile radio (WiMAX, GSM, PCS, DCS, SuperCell 3G, CDMA, WCDMA) Wireless handsets (GSM, PCS, DCS, CDMA, WCDMA) Wireless LANs, PMR Communications test equipment FUNCTIONAL BLOCK DIAGRAM AVDD DVDD VP RSET ADF4156 REFERENCE 5-BIT R-COUNTER x2 DOUBLER /2 DIVIDER VDD HIGH Z + PHASE FREQUENCY DETECTOR - CSR DGND LOCK DETECT MUXOUT OUTPUT MUX CURRENT SETTING SDOUT VDD RFCP4 RFCP3 RFCP2 RFCP1 RDIV N-COUNTER NDIV DATA LE RFINA RFINB THIRD-ORDER FRACTIONAL INTERPOLATOR CE CLOCK CP CHARGE PUMP FRACTION REG 32-BIT DATA REGISTER AGND MODULUS REG DGND INTEGER REG CPGND 05863-001 REFIN Figure 1. Rev. D Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 (c)2006-2012 Analog Devices, Inc. All rights reserved. ADF4156 Data Sheet TABLE OF CONTENTS Features .............................................................................................. 1 Register Maps.................................................................................. 10 Applications....................................................................................... 1 FRAC/INT Register, R0............................................................. 11 General Description ......................................................................... 1 Phase Register, R1 ...................................................................... 12 Functional Block Diagram .............................................................. 1 MOD/R Register, R2 .................................................................. 13 Revision History ............................................................................... 2 Function Register, R3................................................................. 15 Specifications..................................................................................... 3 CLK DIV Register, R4................................................................ 16 Timing Specifications .................................................................. 4 Reserved Bits............................................................................... 16 Absolute Maximum Ratings............................................................ 5 Initialization Sequence .............................................................. 16 Thermal Impedance ..................................................................... 5 RF Synthesizer: A Worked Example ........................................ 17 ESD Caution.................................................................................. 5 Modulus....................................................................................... 17 Pin Configurations and Function Descriptions ........................... 6 Reference Doubler and Reference Divider ............................. 17 Typical Performance Characteristics ............................................. 7 12-Bit Programmable Modulus................................................ 17 Circuit Description........................................................................... 8 Fast Lock Times with the ADF4156 ........................................ 17 Reference Input Section............................................................... 8 Spur Mechanisms ....................................................................... 19 RF Input Stage............................................................................... 8 Spur Consistency and Fractional Spur Optimization ........... 19 RF INT Divider............................................................................. 8 Phase Resync............................................................................... 20 INT, FRAC, MOD, and R Relationship ..................................... 8 Low Frequency Applications .................................................... 20 RF R-Counter................................................................................ 8 Filter Design--ADIsimPLL....................................................... 20 Phase Frequency Detector (PFD) and Charge Pump.............. 9 Interfacing ................................................................................... 21 MUXOUT and Lock Detect........................................................ 9 PCB Design Guidelines for Chip Scale Package .................... 21 Input Shift Registers ..................................................................... 9 Outline Dimensions ....................................................................... 22 Program Modes ............................................................................ 9 Ordering Guide .......................................................................... 22 REVISION HISTORY 3/12--Rev. C to Rev. D Changes to Table 1............................................................................ 3 Changes to Ordering Guide .......................................................... 22 9/11--Rev. B to Rev. C Changes to Noise Characteristics Parameter ................................ 3 4/11--Rev. A to Rev. B Changes to Product Title, Features Section and General Description Section .......................................................................... 1 Changes to RF Input Frequency RFIN Parameter, Table 1 ........... 3 Changes to Figure 4 and Table 5..................................................... 6 5/09--Rev. 0 to Rev. A Added Low Power Sleep Mode Parameter and Changes to Endnote 4, Table 1 ............................................................................ 3 Change to Figure 9 Caption ............................................................ 7 Change to Program Modes Section ............................................... 9 Changes to Figure 16...................................................................... 10 Changes to Figure 17...................................................................... 11 Changes to CSR Enable Section ................................................... 13 Changes to Figure 19...................................................................... 14 Changes to Function Register, R3 Section and Figure 20 ......... 15 Changes to 12-Bit Clock Divider Value Section, to Clock Divider Mode Section, and to Figure 21 .......................... 16 Changes to Reference Doubler and Reference Divider Section and to Fast Lock Times with the ADF4156 Section .................. 17 Added Figure 22 and Figure 23; Renumbered Sequentially ..... 19 Change to Phase Resync Section.................................................. 20 Changes to Interfacing Section and to PCB Design Guidelines for Chip Scale Package Section..................................................... 21 Changes to Outline Dimensions .................................................. 23 Changes to Ordering Guide .......................................................... 23 5/06--Revision 0: Initial Version Rev. D | Page 2 of 24 Data Sheet ADF4156 SPECIFICATIONS AVDD = DVDD = 2.7 V to 3.3 V, VP = AVDD to 5.5 V, AGND = DGND = 0 V, TA = TMIN to TMAX, dBm referred to 50 , unless otherwise noted. Table 1. Parameter RF CHARACTERISTICS RF Input Frequency (RFIN) REFERENCE CHARACTERISTICS REFIN Input Frequency REFIN Input Sensitivity REFIN Input Capacitance REFIN Input Current PHASE DETECTOR Phase Detector Frequency 3 CHARGE PUMP ICP Sink/Source High Value Low Value Absolute Accuracy RSET Range ICP Three-State Leakage Current Matching ICP vs. VCP ICP vs. Temperature LOGIC INPUTS VINH, Input High Voltage VINL, Input Low Voltage IINH/IINL, Input Current CIN, Input Capacitance LOGIC OUTPUTS VOH, Output High Voltage VOH, Output High Voltage IOH, Output High Current VOL, Output Low Voltage POWER SUPPLIES AVDD DVDD VP IDD Low Power Sleep Mode NOISE CHARACTERISTICS Normalized Phase Noise Floor (PNSYNTH) 4 Normalized 1/f Noise (PN1_f) 5 Phase Noise Performance 6 5800 MHz Output 7 B Version Unit Test Conditions/Comments 1 0.5/6.2 GHz min/max -10 dBm min to 0 dBm max. For lower frequencies, ensure slew rate (SR) > 400 V/s. 10/250 MHz min/max 0.4/AVDD 10 100 V p-p min/max pF max A max For f < 10 MHz, use a dc-coupled CMOS-compatible square wave, slew rate > 25 V/s. Biased at AVDD/2. 2 32 MHz max 5 312.5 2.5 2.7/10 1 2 2 2 mA typ A typ % typ k min/max nA typ % typ % typ % typ 1.4 0.6 1 10 V min V max A max pF max 1.4 VDD - 0.4 100 0.4 V min V min A max V max 2.7/3.3 AVDD AVDD/5.5 32 1 V min/max -220 -110 dBc/Hz typ dBc/Hz typ -89 dBc/Hz typ V min/max mA max A typ 1 Programmable. With RSET = 5.1 k. With RSET = 5.1 k. Sink and source current. 0.5 V < VCP < VP - 0.5. 0.5 V < VCP < VP - 0.5. VCP = VP/2. Open-drain output chosen; 1 k pull-up to 1.8 V. CMOS output chosen. IOL = 500 A. 26 mA typical. PLL loop BW = 500 kHz. Measured at 100 kHz offset. 10 kHz offset; normalized to 1 GHz. @ VCO output. @ 5 kHz offset, 25 MHz PFD frequency. Operating temperature for B version: -40C to +85C. AC coupling ensures AVDD/2 bias. 3 Guaranteed by design. Sample tested to ensure compliance. 4 The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20 log(N) (where N is the N divider value) and 10 log(FPFD). PNSYNTH = PNTOT - 10 log(FPFD) - 20 log(N). 5 The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency, FRF, and at a frequency offset f is given by PN = PN1_f + 10 log(10 kHz/f) + 20 log(FRF/1 GHz). Both the normalized phase noise floor and flicker noise are modeled in ADIsimPLL. 6 The phase noise is measured with the EV-ADF4156SD1Z evaluation board and the Agilent E5500 phase noise system. 7 fREFIN = 100 MHz, fPFD = 25 MHz, offset frequency = 5 kHz, RFOUT = 5800 MHz, N = 232, loop bandwidth = 20 kHz, ICP = 313 A, and lowest noise mode. 2 Rev. D | Page 3 of 24 ADF4156 Data Sheet TIMING SPECIFICATIONS AVDD = DVDD = 2.7 V to 3.3 V, VP = AVDD to 5.5 V, AGND = DGND = 0 V, TA = TMIN to TMAX, dBm referred to 50 , unless otherwise noted. Table 2. Parameter t1 t2 t3 t4 t5 t6 t7 Limit at TMIN to TMAX (B Version) 20 10 10 25 25 10 20 Unit ns min ns min ns min ns min ns min ns min ns min Test Conditions/Comments LE setup time DATA to CLOCK setup time DATA to CLOCK hold time CLOCK high duration CLOCK low duration CLOCK to LE setup time LE pulse width Timing Diagram t4 t5 CLOCK t2 DATA DB23 (MSB) t3 DB22 DB2 DB1 (CONTROL BIT C2) DB0 (LSB) (CONTROL BIT C1) t7 LE t1 05863-002 t6 LE Figure 2. Timing Diagram Rev. D | Page 4 of 24 Data Sheet ADF4156 ABSOLUTE MAXIMUM RATINGS TA = 25C, GND = AGND = DGND = 0 V, VDD = AVDD = DVDD, unless otherwise noted. Table 3. Parameter VDD to GND VDD to VDD VP to GND VP to VDD Digital I/O Voltage to GND Analog I/O Voltage to GND REFIN, RFIN to GND Operating Temperature Range Industrial (B Version) Storage Temperature Range Maximum Junction Temperature Reflow Soldering Peak Temperature Time at Peak Temperature Maximum Junction Temperature Rating -0.3 V to +4 V -0.3 V to +0.3 V -0.3 V to +5.8 V -0.3 V to +5.8 V -0.3 V to VDD + 0.3 V -0.3 V to VDD + 0.3 V -0.3 V to VDD + 0.3 V Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. This device is a high performance RF integrated circuit with an ESD rating of <2 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly. THERMAL IMPEDANCE -40C to +85C -65C to +125C 150C 260C 40 sec 150C Table 4. Thermal Impedance Package Type TSSOP LFCSP_VQ (Paddle Soldered) ESD CAUTION Rev. D | Page 5 of 24 JA 112 30.4 Unit C/W C/W ADF4156 Data Sheet 20 19 18 17 16 CP RSET VP DVDD DVDD PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS 2 15 DVDD 3 14 MUXOUT AGND 4 13 LE RFINB 5 12 DATA RFINA 6 11 CLOCK AVDD 7 10 CE REFIN 8 9 TOP VIEW (Not to Scale) DGND 1 2 3 4 5 PIN 1 INDICATOR ADF4156 TOP VIEW (Not to Scale) 15 MUXOUT 14 LE 13 DATA 12 CLOCK 11 CE NOTES 1. THE EXPOSED PAD MUST BE CONNECTED TO GROUND. 05863-004 CP CPGND ADF4156 CPGND AGND AGND RFINB RFINA VP 6 7 8 9 10 16 AVDD AVDD REFIN DGND DGND 1 05863-003 RSET Figure 4. LFCSP Pin Configuration Figure 3. TSSOP Pin Configuration Table 5. Pin Function Descriptions Pin No. TSSOP LFCSP 1 19 Mnemonic RSET 2 20 CP 3 4 5 1 2, 3 4 CPGND AGND RFINB 6 7 5 6, 7 RFINA AVDD 8 8 REFIN 9 10 9, 10 11 DGND CE 11 12 CLOCK 12 13 DATA 13 14 LE 14 15 MUXOUT 15 16, 17 DVDD 16 18 VP EPAD Description Connecting a resistor between this pin and ground sets the maximum charge-pump output current. The relationship between ICP and RSET is 25.5 ICPmax = RSET where RSET = 5.1 k and ICPmax = 5 mA. Charge-Pump Output. When enabled, this pin provides ICP to the external loop filter, which in turn drives the external VCO. Charge-Pump Ground. This is the ground return path for the charge pump. Analog Ground. This is the ground return path of the prescaler. Complementary Input to the RF Prescaler. Decouple this point to the ground plane with a small bypass capacitor, typically 100 pF. Input to the RF Prescaler. This small-signal input is normally ac-coupled from the VCO. Positive Power Supply for the RF Section. Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. AVDD has a value of 3 V 10%. AVDD must have the same voltage as DVDD. Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and an equivalent input resistance of 100 k. This input can be driven from a TTL or CMOS crystal oscillator, or it can be ac-coupled. Digital Ground. Chip Enable. A logic low on this pin powers down the device and puts the charge-pump output into three-state mode. Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the shift register on the CLOCK rising edge. This input is a high impedance CMOS input. Serial Data Input. The serial data is loaded MSB first with the three LSBs serving as the control bits. This input is a high impedance CMOS input. Load Enable, CMOS Input. When LE is high, the data stored in the shift registers is loaded into one of the five latches. The control bits are used to select the latch. Multiplexer Output. This multiplexer output allows either the RF lock detect, the scaled RF, or the scaled reference frequency to be accessed externally. Positive Power Supply for the Digital Section. Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. DVDD has a value of 3 V 10%. DVDD must have the same voltage as AVDD. Charge-Pump Power Supply. This should be greater than or equal to VDD. In systems where VDD is 3 V, it can be set to 5.5 V and used to drive a VCO with a tuning range of up to 5.5 V. The exposed pad must be connected to ground. Rev. D | Page 6 of 24 Data Sheet ADF4156 TYPICAL PERFORMANCE CHARACTERISTICS PFD = 25 MHz, loop bandwidth = 20 kHz, reference = 100 MHz, ICP = 313 A, phase noise measurements taken on the Agilent E5500 phase noise system. 6.00 10 5 5.95 0 CSR ON FREQUENCY (GHz) POWER (dBm) -5 -10 P = 4/5 -15 P = 8/9 -20 -25 5.90 5.85 CSR OFF 5.80 5.75 -30 0 1 2 3 4 5 6 7 5.65 -100 9 8 05863-021 -40 5.70 05863-017 -35 0 100 200 300 Figure 5. RF Input Sensitivity 0 -20 400 500 600 700 800 900 TIME (s) FREQUENCY (GHz) Figure 8. Lock Time for 200 MHz Jump, from 5705 MHz to 5905 MHz, with CSR On and Off 5.95 LOW NOISE MODE RF = 5800.25MHz, PFD = 25MHz, N = 232, FRAC = 2, MOD = 200, 20kHz LOOP BW, ICP = 313A, 5.90 FREQUENCY (GHz) PHASE NOISE (dBc/Hz) -40 -60 -80 -100 -120 5.85 CSR OFF 5.80 5.75 5.70 CSR ON -140 10k 100k 1M 10M 5.65 5.60 -100 100M 05863-022 -180 1k DSB INTEGRATED PHASE ERROR = 0.73 RMS, PHASE NOISE @ 5kHz = -89.5dBc/Hz, ZCOMM V940ME03 VCO 05863-018 -160 0 100 200 300 -20 600 700 800 900 6 LOW SPUR MODE RF = 5800.25MHz, PFD = 25MHz, N = 232, FRAC = 2, MOD = 200, 20kHz LOOP BW, ICP = 313A, DSB INTEGRATED PHASE ERROR = 1.09 RMS, PHASE NOISE @ 5kHz = -83dBc/Hz, ZCOMM V940ME03 VCO 5 4 3 -60 ICP (mA) 2 -80 -100 1 0 -1 -2 -120 -3 -140 -180 1k 10k 100k 1M 10M 05863-020 -4 -160 05863-019 PHASE NOISE (dBc/Hz) -40 500 Figure 9. Lock Time for 200 MHz Jump, from 5905 MHz to 5705 MHz, with CSR On and Off Figure 6. Phase Noise and Spurs, Low Noise Mode 0 400 TIME (s) FREQUENCY (Hz) -5 -6 0 100M FREQUENCY (Hz) 1 2 VCP (V) 3 4 Figure 10. Charge-Pump Output Characteristics Figure 7. Phase Noise and Spurs, Low Spur Mode (Note that Fractional Spurs Are Removed and Only the Integer Boundary Spur Remains in Low Spur Mode) Rev. D | Page 7 of 24 5 ADF4156 Data Sheet CIRCUIT DESCRIPTION REFERENCE INPUT SECTION RF INT DIVIDER The reference input stage is shown in Figure 11. While the device is operating, SW1 and SW2 are usually closed switches and SW3 is open. When a power-down is initiated, SW3 is closed and SW1 and SW2 are opened. This ensures that the REFIN pin is not loaded while the device is powered down. The RF INT counter allows a division ratio in the PLL feedback counter. Division ratios from 23 to 4095 are allowed. POWER-DOWN CONTROL 100k NC SW2 REFIN NC INT, FRAC, MOD, AND R RELATIONSHIP The INT, FRAC, and MOD values, in conjunction with the R-counter, enable generating output frequencies that are spaced by fractions of the phase frequency detector (PFD). See the RF Synthesizer: A Worked Example section for more information. The RF VCO frequency (RFOUT) equation is TO R-COUNTER RFOUT = FPFD x (INT + (FRAC/MOD)) BUFFER SW1 05863-005 SW3 NO (1) where RFOUT is the output frequency of an external voltagecontrolled oscillator (VCO). Figure 11. Reference Input Stage FPFD = REFIN x [(1 + D)/(R x (1 + T))] RF INPUT STAGE The RF input stage is shown in Figure 12. It is followed by a two-stage limiting amplifier to generate the current-mode logic (CML) clock levels needed for the prescaler. 1.6V BIAS GENERATOR AVDD 2k 2k (2) where: REFIN is the reference input frequency. D is the REFIN doubler bit. T is the REFIN divide-by-2 bit (0 or 1). R is the preset divide ratio of the binary 5-bit programmable reference counter (1 to 32). INT is the preset divide ratio of the binary 12-bit counter (23 to 4095). MOD is the preset fractional modulus (2 to 4095). FRAC is the numerator of the fractional division (0 to MOD - 1). RFINA RF N-DIVIDER FROM RF INPUT STAGE RFINB N = INT + FRAC/MOD TO PFD N-COUNTER AGND 05863-006 THIRD-ORDER FRACTIONAL INTERPOLATOR INT REG MOD REG FRAC VALUE 05863-007 Figure 12. RF Input Stage Figure 13. RF INT Divider RF R-COUNTER The 5-bit RF R-counter allows the input reference frequency (REFIN) to be divided down to produce the reference clock to the PFD. Division ratios from 1 to 32 are allowed. Rev. D | Page 8 of 24 Data Sheet ADF4156 PHASE FREQUENCY DETECTOR (PFD) AND CHARGE PUMP INPUT SHIFT REGISTERS The PFD takes inputs from the R-counter and N-counter and produces an output proportional to the phase and frequency difference between them. Figure 14 is a simplified schematic of the phase frequency detector. The PFD includes a fixed-delay element that sets the width of the antibacklash pulse, which is typically 3 ns. This pulse ensures that there is no dead zone in the PFD transfer function and results in a consistent reference spur level. HI D1 Q1 UP U1 +IN The ADF4156 digital section includes a 5-bit RF R-counter, a 12-bit RF N-counter, a 12-bit FRAC counter, and a 12-bit modulus counter. Data is clocked into the 32-bit shift register on each rising edge of CLOCK. The data is clocked in MSB first. Data is transferred from the shift register to one of five latches on the rising edge of LE. The destination latch is determined by the state of the three control bits (C3, C2, and C1) in the shift register. These bits are the three LSBs (DB2, DB1, and DB0), as shown in Figure 2. The truth table for these bits is shown in Table 6. Figure 16 shows a summary of how the latches are programmed. CLR1 PROGRAM MODES DELAY HI CHARGE PUMP U3 Table 6 and Figure 16 through Figure 21 show how to set up the program modes in the ADF4156. CP Several settings in the ADF4156 are double buffered, including the modulus value, phase value, R-counter value, reference doubler, reference divide-by-2, and current setting. This means that two events must occur before the part can use a new value for any of the double buffered settings. The new value must first be latched into the device by writing to the appropriate register, and then a new write must be performed on Register R0. For example, after the modulus value is updated, Register R0 must be written to in order to ensure that the modulus value is loaded correctly. CLR2 DOWN D2 Q2 05863-008 U2 -IN Figure 14. PFD Simplified Schematic MUXOUT AND LOCK DETECT The output multiplexer on the ADF4156 allows the user to access various internal points on the chip. The state of MUXOUT is controlled by M4, M3, M2, and M1 (for details, see Figure 16). Figure 15 shows the MUXOUT section in block diagram form. THREE-STATE OUTPUT Table 6. C3, C2, and C1 Truth Table C3 0 0 0 0 1 DVDD DVDD DGND R-DIVIDER OUTPUT N-DIVIDER OUTPUT ANALOG LOCK DETECT MUX CONTROL MUXOUT DIGITAL LOCK DETECT SERIAL DATA OUTPUT CLOCK DIVIDER OUTPUT N-DIVIDER/2 DGND 05863-009 R-DIVIDER/2 Figure 15. MUXOUT Schematic Rev. D | Page 9 of 24 Control Bits C2 0 0 1 1 0 C1 0 1 0 1 0 Register Register R0 Register R1 Register R2 Register R3 Register R4 ADF4156 Data Sheet REGISTER MAPS FRAC/INT REGISTER (R0) RESERVED DB31 MUXOUT CONTROL 12-BIT INTEGER VALUE (INT) CONTROL BITS 12-BIT FRACTIONAL VALUE (FRAC) DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 M4 M3 M2 M1 N12 N11 N10 N9 N8 N7 N6 N5 N4 N3 N2 N1 F12 F11 F10 F9 F8 F7 F6 F5 F4 F3 F2 F1 C3(0) C2(0) C1(0) PHASE REGISTER (R1) CONTROL BITS 12-BIT PHASE VALUE (PHASE) 1 RESERVED DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P12 P11 P10 P9 P8 P7 P6 P5 P4 P3 P2 P1 C3(0) C2(0) C1(1) REFERENCE DOUBLER1 RDIV21 CURRENT SETTING1 PRESCALER RESERVED NOISE MODE CSR EN RESERVED MOD/R REGISTER (R2) CONTROL BITS 12-BIT MODULUS WORD1 5-BIT R COUNTER1 C1 CPI4 CPI3 CPI2 CPI1 0 P1 U2 U1 R5 R4 R3 R2 R1 M12 M11 M10 M9 M8 M7 M6 M5 M4 M3 M2 CP THREESTATE L1 PD L2 PD POLARITY 0 LDP DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 M1 C3(0) C2(1) C1(0) RESERVED RESERVED COUNTER RESET - RESET FUNCTION REGISTER (R3) CONTROL BITS DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 U12 0 0 0 0 0 0 U7 U6 U5 U4 U3 C3(0) C2(1) C1(1) CLK DIV REGISTER (R4) CONTROL BITS RESERVED 12-BIT CLOCK DIVIDER VALUE DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 1DOUBLE 0 0 0 0 0 0 0 0 0 M2 M1 D12 D11 D10 D9 D8 D7 BUFFERED BIT. Figure 16. Register Summary Rev. D | Page 10 of 24 D6 D5 D4 D3 D2 D1 0 0 0 0 C3(1) C2(0) C1(0) 05863-010 CLK DIV MODE RESERVED Data Sheet ADF4156 FRAC/INT REGISTER, R0 12-Bit Fractional Value (FRAC) With the control bits (Bits[2:0]) of Register R0 set to 000, the on-chip FRAC/INT register is programmed. Figure 17 shows the input data format for programming this register. These 12 bits control what is loaded as the FRAC value into the fractional interpolator. This is part of what determines the overall feedback division factor. It is also used in Equation 1. The FRAC value must be less than the value loaded into the MOD register. 12-Bit Integer Value (INT) These 12 bits control what is loaded as the INT value. This determines the overall feedback division factor. It is used in Equation 1 (see the INT, FRAC, MOD, and R Relationship section). RESERVED The on-chip multiplexer is controlled by DB30, DB29, DB28, and DB27 on the ADF4156. See Figure 17 for the truth table. 12-BIT INTEGER VALUE (INT) CONTROL BITS 12-BIT FRACTIONAL VALUE (FRAC) DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 M4 M3 M2 M1 N12 N11 N10 M4 M3 M2 M1 OUTPUT 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 THREE-STATE OUTPUT DVDD DGND R-DIVIDER OUTPUT N-DIVIDER OUTPUT ANALOG LOCK DETECT DIGITAL LOCK DETECT SERIAL DATA OUTPUT RESERVED RESERVED CLOCK DIVIDER RESERVED FAST-LOCK SWITCH R-DIVIDER/2 N-DIVIDER/2 RESERVED N9 N8 N7 N6 N5 N4 N3 N2 N1 F12 F11 F10 F9 F8 F7 F6 F5 F4 F3 F2 F12 F11 .......... F2 F1 FRACTIONAL VALUE (FRAC) 0 0 .......... 0 0 0 0 0 .......... 0 1 1 0 0 .......... 1 0 2 0 0 .......... 1 1 3 . . .......... . . . . . .......... . . . . . .......... . . . 1 1 .......... 0 0 4092 1 1 .......... 0 1 4093 1 1 .......... 1 0 4094 1 1 ......... 1 4095 N12 N11 N10 N9 N8 N7 N6 N5 N4 N3 N2 N1 INTEGER VALUE (INT) 0 0 0 0 0 0 0 1 0 1 1 1 23 0 0 0 0 0 0 0 1 1 0 0 0 24 0 0 0 0 0 0 0 1 1 0 0 1 25 0 0 0 0 0 0 0 1 1 0 1 0 26 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 1 1 1 1 1 1 1 1 1 0 1 4093 1 1 1 1 1 1 1 1 1 1 1 0 4094 1 1 1 1 1 1 1 1 1 1 1 1 4095 Figure 17. FRAC/INT Register (R0) Map Rev. D | Page 11 of 24 1 F1 C3(0) C2(0) C1(0) 05863-011 DB31 MUXOUT CONTROL MUXOUT ADF4156 Data Sheet See the Phase Resync section for more information. In most applications, the phase relationship between the RF signal and the reference is not important. In such applications, the phase value can be used to optimize the fractional and subfractional spur levels. See the Spur Consistency and Fractional Spur Optimization section for more information. PHASE REGISTER, R1 With the control bits (Bits[2:0]) of Register R1 set to 001, the on-chip phase register is programmed. Figure 18 shows the input data format for programming this register. 12-Bit Phase Value These 12 bits control what is loaded as the phase word. The word must be less than the MOD value programmed in the MOD/R register (R2). The word is used to program the RF output phase from 0 to 360 with a resolution of 360/MOD. If neither the phase resync nor the spurious optimization functions are being used, it is recommended that the phase value be set to 1. RESERVED CONTROL BITS 12-BIT PHASE VALUE (PHASE) DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 P12 P11 P10 P9 P8 P7 P6 P5 P4 P3 P2 P12 P11 .......... P2 P1 PHASE VALUE (PHASE) 0 0 .......... 0 0 0 0 0 .......... 0 1 1 (RECOMMENDED) 0 0 .......... 1 0 2 0 0 .......... 1 1 3 . . .......... . . . . . .......... . . . . . .......... . . . 1 1 .......... 0 0 4092 1 1 .......... 0 1 4093 1 1 .......... 1 0 4094 1 1 .......... 1 1 4095 Figure 18. Phase Register (R1) Map Rev. D | Page 12 of 24 P1 C3(0) C2(0) C1(1) 05863-012 0 Data Sheet ADF4156 MOD/R REGISTER, R2 With the control bits (Bits[2:0]) of Register R1 set to 010, the on-chip MOD/R register is programmed. Figure 19 shows the input data format for programming this register. Noise and Spur Mode The noise modes on the ADF4156 are controlled by DB30 and DB29 in the MOD/R register. See Figure 19 for the truth table. The noise modes allow the user to optimize a design either for improved spurious performance or for improved phase noise performance. When the lowest spur setting is chosen, dither is enabled. This randomizes the fractional quantization noise so that it resembles white noise, rather than spurious noise. As a result, the part is optimized for improved spurious performance. This operation is typically used when the PLL closed-loop bandwidth is wide for fast-locking applications. Wide loop bandwidth is defined as a loop bandwidth greater than 1/10 of the RFOUT channel step resolution (fRES). A wide loop filter does not attenuate the spurs to the same level as a narrow loop bandwidth. For best noise performance, use the lowest noise setting option. As well as disabling the dither, using the lowest noise setting ensures that the charge pump is operating in an optimum region for noise performance. This setting is useful if a narrow loop filter bandwidth is available. The synthesizer ensures extremely low noise, and the filter attenuates the spurs. The typical performance characteristics show the trade-offs in a typical WCDMA setup for various noise and spur settings. CSR Enable Setting this bit to 1 enables cycle slip reduction, which can improve lock times. Note that the signal at the phase frequency detector (PFD) must have a 50% duty cycle for cycle slip reduction to work. The charge-pump current setting must also be set to a minimum value. See the Fast Lock Times section for more information. Note that CSR cannot be used if the phase detector polarity is set to negative. Operating at CML levels, the prescaler uses the clock from the RF input stage and divides it down for the counters. The prescaler is based on a synchronous 4/5 core. When it is set to 4/5, the maximum RF frequency allowed is 3 GHz. Therefore, when operating the ADF4156 with frequencies greater than 3 GHz, the prescaler must be set to 8/9. The prescaler limits the INT value as follows: With P = 4/5, NMIN = 23 With P = 8/9, NMIN = 75 RDIV/2 Setting this bit to 1 inserts a divide-by-2 toggle flip-flop between the R-counter and PFD, which extends the maximum REFIN input rate. Reference Doubler Setting DB20 to 0 feeds the REFIN signal directly into the 5-bit RF R-counter, disabling the doubler. Setting this bit to 1 multiplies the REFIN frequency by a factor of 2 before feeding it into the 5-bit R-counter. When the doubler is disabled, the REFIN falling edge is the active edge at the PFD input to the fractional synthesizer. When the doubler is enabled, both the rising and falling edges of REFIN become active edges at the PFD input. When the doubler is enabled and the lowest spur mode is chosen, the in-band phase noise performance is sensitive to the REFIN duty cycle. The phase noise degradation can be as much as 5 dB for REFIN duty cycles that are outside a 45% to 55% range. The phase noise is insensitive to the REFIN duty cycle when the device is in the lowest noise mode and when the doubler is disabled. The maximum allowable REFIN frequency when the doubler is enabled is 30 MHz. 5-Bit R-Counter The 5-bit R-counter allows the input reference frequency (REFIN) to be divided down to produce the reference clock to the phase frequency detector (PFD). Division ratios from 1 to 32 are allowed. 12-Bit Interpolator MOD Value Charge-Pump Current Setting DB[27:24] set the charge-pump current setting. These bits should be set to the charge-pump current as indicated by the loop filter design (see Figure 19). This programmable register sets the fractional modulus, which is the ratio of the PFD frequency to the channel step resolution on the RF output. Refer to the RF Synthesizer: A Worked Example section for more information. Prescaler (P/P + 1) The dual-modulus prescaler (P/P + 1), along with the INT, FRAC, and MOD counters, determines the overall division ratio from the RFIN to the PFD input. Rev. D | Page 13 of 24 REFERENCE DOUBLER RDIV2 CURRENT SETTING PRESCALER NOISE MODE RESERVED Data Sheet CSR EN RESERVED ADF4156 CONTROL BITS 12-BIT MODULUS WORD 5-BIT R-COUNTER DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 L2 L1 C1 CPI4 CPI3 CPI2 CPI1 0 P1 U2 U1 R5 R4 R3 CYCLE SLIP REDUCTION U1 REFERENCE DOUBLER 0 DISABLED 0 DISABLED 1 ENABLED1 1 ENABLED C1 R2 R1 M12 M12 M11 M10 M9 M8 M7 M6 M11 .......... M2 M1 0 0 . . . 1 .......... .......... .......... .......... .......... .......... 1 1 . . . 0 0 1 . . . 0 2 3 . . . 4092 L2 L1 NOISE MODE U2 R-DIVIDER 0 0 LOW NOISE MODE 0 DISABLED 1 1 .......... 0 1 4093 0 1 RESERVED 1 ENABLED 1 1 .......... 1 0 4094 1 0 RESERVED 1 1 .......... 1 1 4095 1 1 LOW SPUR MODE CPI4 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1CYCLE CPI3 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 CPI2 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 CPI1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 PRESCALER 0 4/5 1 8/9 ICP (mA) 5.1k 0.31 0.63 0.94 1.25 1.57 1.88 2.19 2.5 2.81 3.13 3.44 3.75 4.06 4.38 4.69 5.0 R5 R4 R3 R2 R1 R-COUNTER DIVIDE RATIO 0 0 0 0 . . . 1 1 1 0 0 0 0 0 . . . 1 1 1 0 0 0 0 1 . . . 1 1 1 0 0 1 1 0 . . . 0 1 1 0 1 0 1 0 . . . 1 . 1 0 1 2 3 4 . . . 29 30 31 32 SLIP REDUCTION CANNOT BE USED IF THE PHASE DETECTOR POLARITY IS SET TO NEGATIVE. Figure 19. MOD/R Register (R2) Map Rev. D | Page 14 of 24 M4 M3 M2 M1 C3(0) C2(1) C1(0) INTERPOLATOR MODULUS (MOD) 0 0 . . . 1 P1 M5 05863-013 0 Data Sheet ADF4156 FUNCTION REGISTER, R3 Phase Detector Polarity With the control bits (Bits[2:0]) of Register R2 set to 011, the on-chip function register is programmed. Figure 20 shows the input data format for programming this register. DB6 in the ADF4156 sets the phase detector polarity. When the VCO characteristics are positive, this bit should be set to 1. When the characteristics are negative, DB6 should be set to 0. Note that the cycle slip reduction function cannot be used if the phase detector polarity is set to negative. Counter Reset DB3 is the counter reset bit for the ADF4156. When this bit is set to 1, the synthesizer counters are held in reset. For normal operation, this bit should be 0. Lock Detect Precision (LDP) When programmed to 1, DB4 puts the charge pump into threestate mode. This bit should be set to 0 for normal operation. When DB7 is programmed to 0, the digital lock detect is set high when the phase error on 40 consecutive phase detector cycles is less than 10 ns each. When this bit is programmed to 1, 40 consecutive phase detector cycles of less than 6 ns each must occur before the digital lock detect is set. Power-Down - Reset DB5 on the ADF4156 provides the programmable power-down mode. Setting this bit to 1 performs a power-down. Setting this bit to 0 returns the synthesizer to normal operation. While in software power-down mode, the part retains all information in its registers. Only when supplies are removed are the register contents lost. For most applications, DB14 should be programmed to 0. When DB14 is programmed to 0, the - modulator is reset to its starting point, or starting phase word, on every write to Register R0. This has the effect of producing consistent spur levels. Charge-Pump Three-State If it is not required that the - modulator be reset on each write to Register R0, DB14 should be set to 1. When a power-down is activated, the following events occur: COUNTER RESET CP THREESTATE RESERVED PD RESERVED PD POLARITY 2. 3. 4. 5. LDP The synthesizer counters are forced to their load state conditions. The charge pump is forced into three-state mode. The digital lock detect circuitry is reset. The RFIN input is debiased. The input register remains active and capable of loading and latching data. - RESET 1. CONTROL BITS DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 U12 0 0 0 0 0 0 U11 U10 U12 - RESET U11 LDP 0 ENABLED 0 10ns 1 DISABLED 1 6ns Figure 20. Function Register (R3) Map Rev. D | Page 15 of 24 U10 PD POLARITY 0 NEGATIVE 1 POSITIVE U9 U8 U8 U7 C3(0) C2(1) C1(1) U7 COUNTER RESET 0 DISABLED 1 ENABLED CP THREE-STATE 0 DISABLED 1 ENABLED U9 POWER-DOWN 0 DISABLED 1 ENABLED 05863-014 0 ADF4156 Data Sheet CLK DIV REGISTER, R4 RESERVED BITS With the control bits (Bits[2:0]) of Register R3 set to 100, the on-chip clock divider register (R4) is programmed. Figure 21 shows the input data format for programming this register. All reserved bits should be set to 0 for normal operation. INITIALIZATION SEQUENCE After powering up the part, the correct register programming sequence is as follows: 12-Bit Clock Divider Value The 12-bit clock divider value sets the timeout counter for activation of the fast-lock mode or a phase resync. See the Phase Resync section for more information. 1. 2. 3. 4. 5. Clock Divider Mode DB[20:19] control the mode of the clock divider in the ADF4156. These bits should be set to 01 to activate the fast-lock mode, or to 10 to activate a phase resync. In most applications, neither a fast lock nor a phase resync is required. In this case, DB[20:19] should be set to 00. CLK DIV MODE RESERVED CLK DIV register (R4) Function register (R3) MOD/R register (R2) Phase register (R1) FRAC/INT register (R0) 12-BIT CLOCK DIVIDER VALUE RESERVED CONTROL BITS DB31 DB30 DB29 DB28 DB27 DB26 DB25 DB24 DB23 DB22 DB21 DB20 DB19 DB18 DB17 DB16 DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 0 0 0 0 0 0 0 0 M2 M1 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 R4 R3 M2 M1 CLK DIV MODE D12 D11 .......... D2 D1 CLOCK DIVIDER VALUE 0 0 CLK DIV OFF 0 1 FAST-LOCK MODE 1 0 RESYNC TIMER ENABLED 1 1 RESERVED 0 0 0 0 . . . 1 1 1 1 0 0 0 0 . . . 1 1 1 1 .......... .......... .......... .......... .......... .......... .......... .......... .......... .......... .......... 0 1 0 1 . . . 0 1 0 1 0 1 2 3 . . . 4092 4093 4094 4095 Figure 21. CLK DIV Register (R4) Map Rev. D | Page 16 of 24 0 0 1 1 . . . 0 0 1 1 R2 R1 C3(1) C2(0) C1(0) 05863-015 0 Data Sheet ADF4156 RF SYNTHESIZER: A WORKED EXAMPLE The following equation governs how the synthesizer should be programmed: RFOUT = [INT + (FRAC/MOD)] x [FPFD] (3) where: RFOUT is the RF frequency output. INT is the integer division factor. FRAC is the fractionality. MOD is the modulus. 12-BIT PROGRAMMABLE MODULUS Unlike most other fractional-N PLLs, the ADF4156 allows the user to program the modulus over a 12-bit range. Therefore, several configurations of the ADF4156 are possible for an application by varying the modulus value, the reference doubler, and the 5-bit R-counter. For example, consider an application that requires 1.75 GHz RF and 200 kHz channel step resolution. The system has a 13 MHz reference signal. The PFD frequency can be calculated as follows: FPFD = REFIN x [(1 + D)/(R x (1 + T))] for the correct operation of the cycle slip reduction (CSR) function. See the Fast Lock Times section for more information. (4) where: REFIN is the reference frequency input. D is the RF REFIN doubler bit. T is the reference divide-by-2 bit, which is set to 0 or 1. R is the RF reference division factor. For example, in a GSM 1800 system, 1.8 GHz RF frequency output (RFOUT) is required, 13 MHz reference frequency input (REFIN) is available, and 200 kHz channel resolution (fRES) is required on the RF output. MOD = REFIN/fRES MOD = 13 MHz/200 kHz = 65 Therefore, from Equation 4, FPFD = [13 MHz x (1 + 0)/1] = 13 MHz (5) 1.8 GHz = 13 MHz x (INT + FRAC/65) (6) where INT = 138 and FRAC = 30. MODULUS The choice of modulus (MOD) depends on the reference signal (REFIN) available and the channel resolution (fRES) required at the RF output. For example, a GSM system with 13 MHz REFIN sets the modulus to 65, resulting in the required RF output resolution (fRES) of 200 kHz (13 MHz/65). With dither off, the fractional spur interval depends on the modulus values chosen. See Table 7 for more information. REFERENCE DOUBLER AND REFERENCE DIVIDER The on-chip reference doubler allows the input reference signal to be doubled. This is useful for increasing the PFD comparison frequency, which in turn improves the noise performance of the system. Doubling the PFD frequency usually improves noise performance by 3 dB. It is important to note that the PFD cannot operate with frequencies greater than 32 MHz due to a limitation in the speed of the - circuit of the N-divider. The reference divide-by-2 divides the reference signal by 2, resulting in a 50% duty cycle PFD frequency. This is necessary One possible setup is feeding the 13 MHz directly into the PFD and programming the modulus to divide by 65. This results in the required 200 kHz resolution. Another possible setup is using the reference doubler to create 26 MHz from the 13 MHz input signal. The 26 MHz signal is then fed into the PFD, which programs the modulus to divide by 130. This setup also results in 200 kHz resolution, but offers superior phase noise performance compared with the previous setup. The programmable modulus is also useful for multistandard applications. If a dual-mode phone requires PDC and GSM 1800 standards, the programmable modulus is a great benefit. The PDC requires 25 kHz channel step resolution, whereas GSM 1800 requires 200 kHz channel step resolution. A 13 MHz reference signal can be fed directly into the PFD, and the modulus can be programmed to 520 when in PDC mode (13 MHz/520 = 25 kHz). However, the modulus must be reprogrammed to 65 for GSM 1800 operation (13 MHz/65 = 200 kHz). It is important that the PFD frequency remains constant (13 MHz). This allows the user to design one loop filter that can be used in both setups without running into stability issues. It is the ratio of the RF frequency to the PFD frequency that affects the loop design. By keeping this relationship constant, the same loop filter can be used in both applications. FAST LOCK TIMES WITH THE ADF4156 As mentioned in the Noise and Spur Mode section, the ADF4156 can be optimized for noise performance. However, in fast-locking applications, the loop bandwidth needs to be wide; therefore, the filter does not provide much attenuation of the spurs. There are two methods of achieving a fast lock time for the ADF4156: using cycle slip reduction or using dynamic bandwidth switching mode. In both cases, the idea is to keep the loop bandwidth narrow to attenuate spurs while obtaining a fast lock time. Cycle slip reduction mode is the preferred technique because it does not require modifications to the loop filter or optimization of the timeout counter values and is therefore easier to implement. Rev. D | Page 17 of 24 ADF4156 Data Sheet In most cases, this method also provides faster lock times than the bandwidth switching mode method. In extreme cases, where cycle slips do not exist in the settling transient, the bandwidth switching mode can be used. Cycle Slip Reduction Mode Cycle slips occur in integer-N/fractional-N synthesizers when the loop bandwidth is narrow compared with the PFD frequency. The phase error at the PFD inputs accumulates too fast for the PLL to correct, and the charge pump temporarily pumps in the wrong direction. This slows down the lock time dramatically. The ADF4156 contains a cycle slip reduction circuit to extend the linear range of the PFD, allowing faster lock times without requiring loop filter changes. When the ADF4156 detects that a cycle slip is about to occur, it turns on an extra charge-pump current cell. This either outputs a constant current to the loop filter or removes a constant current from the loop filter, depending on whether the VCO tuning voltage needs to increase or decrease to acquire the new frequency. As a result, the linear range of the PFD is increased. Stability is maintained because the current is constant, not pulsed. If the phase error increases to a point where another cycle slip is likely, the ADF4156 turns on another charge-pump cell. This process continues until the ADF4156 detects that the VCO frequency is beyond the desired frequency. The extra charge-pump cells then begin to turn off one by one until they are all turned off and the frequency is settled. Up to seven extra charge-pump cells can be turned on. In most applications, this is sufficient to eliminate cycle slips altogether, resulting in much faster lock times. Setting Bit DB28 in the MOD/R register (R2) to 1 enables cycle slip reduction. A 45% to 55% duty cycle is needed on the signal at the PFD for CSR to operate correctly. Note that CSR cannot be used if the phase detector polarity is set to negative; therefore, a noninverting loop filter topology should be used with CSR. Dynamic Bandwidth Switching Mode The dynamic bandwidth switching mode involves increasing the loop filter bandwidth for a set time at the beginning of the locking transient. This is achieved by boosting the charge-pump current from the set value in Register R2 to the maximum setting. To maintain loop stability during this period, it is necessary to modify the loop filter by adding a switch and resistor. When the new frequency is programmed to the ADF4156 in this mode, three events occur simultaneously to put the device in wideband mode: * * * The timeout counter in Register R4 defines the period that the device is kept in wideband mode. During wideband mode, the PLL acquires lock faster due to the wider loop filter bandwidth. Stability is maintained at the optimal 45 setting due to the use of the extra resistor in the loop filter. When the timeout counter times out, the charge-pump current is reduced from the maximum setting to its set current, and the fast-lock switch is deactivated. The device is then in narrowband mode, and spurs are attenuated. To ensure optimum lock time, the timeout counter should be set to time out when the PLL is close to the final frequency. If the switch is deactivated, a spike in the settling transient will be observed due to charge insertion from the switch. Because the PLL is in narrow-band mode, this spike can take some time to settle out. This is one of the disadvantages of the bandwidth switching mode compared with the cycle slip reduction mode. Fast Lock: An Example If a PLL has a reference frequency of 13 MHz, a fPFD of 13 MHz, and a required lock time of 50 s, the PLL is set to wide bandwidth for 40 s. If the time set for the wide bandwidth is 40 s, then Fast-Lock Timer Value = Time in Wide Bandwidth x fPFD Fast-Lock Timer Value = 40 s x 13 MHz = 520 Therefore, 520 must be loaded into Bits DB[18:7] of Register R4. The clock divider mode bits (DB[20:19]) in Register R4 must also be set to 01 to activate this mode. To activate the fast-lock switch on the MUXOUT pin, the MUXOUT control bits (DB[30:27]) in Register R0 must be set to 1100. Fast Lock: Loop Filter Topology To use fast-lock mode, an extra connection from the PLL to the loop filter is needed. The damping resistor in the loop filter must be reduced to 1/4 of its value while in wide bandwidth mode. This is required because the charge-pump current is increased by 16 while in wide bandwidth mode and stability must be ensured. When the ADF4156 is in fast-lock mode (that is, when the fast-lock switch is programmed to appear at the MUXOUT pin), the MUXOUT pin is automatically shorted to ground. The following two topologies can be used: * * A timeout counter is started. The charge-pump current is boosted from its set current to the maximum setting. The fast-lock switch (available via MUXOUT) is activated. Rev. D | Page 18 of 24 Topology 1: Divide the damping resistor (R1) into two values (R1 and R1A) that have a ratio of 1:3 (see Figure 22). Topology 2: Connect an extra resistor (R1A) directly from MUXOUT, as shown in Figure 23. The extra resistor must be chosen such that the parallel combination of an extra resistor and the damping resistor (R1) is reduced to 1/4 of the original value of R1 (see Figure 23). Data Sheet ADF4156 ADF4154 R2 CP C1 C2 In low spur mode (dither enabled), the repeat length is extended to 221 cycles, regardless of the value of MOD, which makes the quantization error spectrum look like broadband noise. As a result, the in-band phase noise at the PLL output can be degraded by as much as 10 dB. Therefore, for lowest noise, keeping dither off is a better choice, particularly when the final loop bandwidth is low enough to attenuate even the lowest frequency fractional spur. VCO C3 R1 MUXOUT 04833-029 R1A Integer Boundary Spurs Figure 22. Topology 1--Fast-Lock Loop Filter Topology ADF4154 R2 CP C1 C2 R1A R1 Another mechanism for fractional spur creation is interactions between the RF VCO frequency and the reference frequency. When these frequencies are not integer related (as is the case with fractional-N synthesizers), spur sidebands appear on the VCO output spectrum at an offset frequency that corresponds to the beat note or the difference in frequency between an integer multiple of the reference and the VCO frequency. VCO C3 04833-030 MUXOUT These spurs are attenuated by the loop filter and are more noticeable on channels close to integer multiples of the reference, where the difference frequency can be inside the loop bandwidth, hence the name integer boundary spurs. Figure 23. Topology 2--Fast-Lock Loop Filter Topology SPUR MECHANISMS This section describes the three spur mechanisms that arise with a fractional-N synthesizer and how to minimize these spurs in the ADF4156. Reference Spurs Fractional Spurs The fractional interpolator in the ADF4156 is a third-order - modulator with a modulus (MOD) that is programmable to any integer value from 2 to 4095. In low spur mode (dither enabled), the minimum allowable value of MOD is 50. The - modulator is clocked at the PFD reference rate (fPFD) that allows PLL output frequencies to be synthesized at a channel step resolution of fPFD/MOD. In low noise mode (dither off), the quantization noise from the - modulator appears as fractional spurs. The interval between spurs is fPFD/L, where L is the repeat length of the code sequence in the digital - modulator. For the third-order modulator used in the ADF4156, the repeat length depends on the value of MOD, as listed in Table 7. Table 7. Fractional Spurs with Dither Off Condition If MOD is divisible by 2, but not 3 If MOD is divisible by 3, but not 2 If MOD is divisible by 6 Otherwise Repeat Length 2 x MOD 3 x MOD 6 x MOD MOD Spur Interval Channel step/2 Channel step/3 Channel step/6 Channel step Reference spurs are generally not a problem in fractional-N synthesizers because the reference offset is far outside the loop bandwidth. However, any reference feedthrough mechanism that bypasses the loop can cause a problem. One such mechanism is feedthrough of low levels of switching noise from the on-chip reference through the RFIN pin and back to the VCO, resulting in reference spur levels as high as -90 dBc. Care should be taken in the PCB layout to ensure that the VCO is well separated from the input reference to avoid a possible feedthrough path on the board. SPUR CONSISTENCY AND FRACTIONAL SPUR OPTIMIZATION With dither off, the fractional spur pattern due to the quantization noise of the - modulator also depends on the phase word set as the starting point of the modulator. Setting the - reset bit (DB14 in Register R3) to 0 ensures that this starting point is used for the - modulator on every write to Register R0. The phase word can be varied to optimize the fractional and subfractional spur levels on any particular frequency. Therefore, a look-up table of phase values corresponding to each frequency can be constructed for use when programming the ADF4156. The evaluation software has a sweep function to sweep the phase word so that the user can observe the spur levels on a spectrum analyzer. If a look-up table is not used, keep the phase word at a constant value to ensure consistent spur levels on a particular frequency. Rev. D | Page 19 of 24 ADF4156 Data Sheet PHASE RESYNC LE SYNC (Internal) LAST CYCLE SLIP FREQUENCY PLL SETTLES TO INCORRECT PHASE PLL SETTLES TO CORRECT PHASE AFTER RESYNC PHASE Phase resync is enabled by setting Bits DB[20:19] in Register R4 to 10. When phase resync is enabled, an internal timer generates sync signals at intervals of tSYNC as indicated by the following formula: -100 0 100 200 300 400 500 600 TIME (s) 700 800 900 1000 Figure 24. Phase Resync Example Phase Programmability tSYNC = CLK_DIV_VALUE x MOD x tPFD where: tPFD is the PFD reference period. CLK_DIV_VALUE is the decimal value programmed in Bit DB[18:7] of Register R4. This value can be any integer in the range of 1 to 4095. MOD is the modulus value programmed in Bit DB[14:3] of Register R2. When a new frequency is programmed, the second sync pulse after the LE rising edge is used to resynchronize the output phase to the reference. The tSYNC time should be programmed to a value that is at least as long as the worst-case lock time. Doing so guarantees that the phase resync occurs after the last cycle slip in the PLL settling transient. In the example shown in Figure 24, the PFD reference is 25 MHz and the MOD value is 125 for a 200 kHz channel spacing. Therefore, tSYNC is set to 400 s by programming CLK_DIV_VALUE to 80. tSYNC 05863-016 The output of a fractional-N PLL can settle to any MOD phase offset with respect to the input reference, where MOD is the fractional modulus. The phase resync feature in the ADF4156 is used to produce a consistent output phase offset with respect to the input reference. This is necessary in applications where the output phase and frequency are important, such as digital beam forming. See the Phase Programmability section for information about how to program a specific RF output phase when using the phase resync feature. To program a specific RF output phase, change the phase word in Register R1. As this word is swept from 0 to MOD, the RF output phase sweeps over a 360o/MOD range in steps of 360o/MOD. LOW FREQUENCY APPLICATIONS The specification on the RF input is 0.5 GHz minimum; however, lower RF frequencies can be used if the minimum slew rate specification of 400 V/s is met. An appropriate LVDS driver, such as the FIN1001 from Fairchild Semiconductor, can be used to square up the RF signal before it is fed back into the ADF4156 RF input. FILTER DESIGN--ADIsimPLL A filter design and analysis program is available to help implement the PLL design. Visit www.analog.com/pll for a free download of the ADIsimPLLTM software. This software designs, simulates, and analyzes the entire PLL frequency domain and time domain response. Various passive and active filter architectures are allowed. When designing the loop filter, keep the ratio of the PFD frequency to the loop bandwidth >200:1 to attenuate the - modulator noise. Rev. D | Page 20 of 24 Data Sheet ADF4156 INTERFACING The bottom of the chip scale package has a central thermal pad. The thermal pad on the printed circuit board should be at least as large as this exposed pad. On the printed circuit board, there should be a clearance of at least 0.25 mm between the thermal pad and the inner edges of the pad pattern to ensure that shorting is avoided. The ADF4156 has a simple SPI-compatible serial interface for writing to the device. CLOCK, DATA, and LE control the data transfer. When latch enable (LE) is high, the 29 bits that have been clocked into the input register on each rising edge of serial clock are transferred to the appropriate latch. The maximum allowable serial clock rate is 20 MHz. See Figure 2 for the timing diagram and Table 6 for the latch truth table. PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE The lands on the lead frame chip scale package (CP-20-1) are rectangular. The printed circuit board pad for these lands should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. The package land should be centered on the pad to ensure that the solder joint size is maximized. Thermal vias can be used on the printed circuit board thermal pad to improve thermal performance of the package. If vias are used, they should be incorporated in the thermal pad on a 1.2 mm pitch grid. The via diameter should be between 0.3 mm and 0.33 mm, and the via barrel should be plated with 1 oz of copper to plug the via. In addition, the printed circuit board thermal pad should be connected to AGND. Rev. D | Page 21 of 24 ADF4156 Data Sheet OUTLINE DIMENSIONS 5.10 5.00 4.90 16 9 4.50 4.40 4.30 6.40 BSC 1 8 PIN 1 1.20 MAX 0.15 0.05 0.30 0.19 0.65 BSC COPLANARITY 0.10 0.20 0.09 0.75 0.60 0.45 8 0 SEATING PLANE COMPLIANT TO JEDEC STANDARDS MO-153-AB Figure 25. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters 0.60 MAX 4.00 BSC SQ 0.60 MAX 15 PIN 1 INDICATOR 20 16 1 PIN 1 INDICATOR 3.75 BCS SQ 0.50 BSC 2.25 2.10 SQ 1.95 EXPOSED PAD (BOTTOM VIEW) 5 TOP VIEW 1.00 0.85 0.80 12 MAX 0.80 MAX 0.65 TYP 0.30 0.23 0.18 SEATING PLANE 0.05 MAX 0.02 NOM COPLANARITY 0.08 0.20 REF 11 10 6 0.25 MIN FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. COMPLIANT TO JEDEC STANDARDS MO-220-VGGD-1 012508-B 0.75 0.60 0.50 Figure 26. 20-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 4 mm x 4 mm Body, Very Thin Quad (CP-20-1) Dimensions shown in millimeters ORDERING GUIDE Model 1 ADF4156BRUZ ADF4156BRUZ-RL ADF4156BRUZ-RL7 ADF4156BCPZ ADF4156BCPZ-RL ADF4156BCPZ-RL7 EV-ADF4156SD1Z 1 Temperature Range -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C -40C to +85C Package Description 16-Lead Thin Shrink Small Outline Package [TSSOP] 16-Lead Thin Shrink Small Outline Package [TSSOP] 16-Lead Thin Shrink Small Outline Package [TSSOP] 20-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 20-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 20-Lead Lead Frame Chip Scale Package [LFCSP_VQ] Evaluation Board Z = RoHS Compliant Part. Rev. D | Page 22 of 24 Package Option RU-16 RU-16 RU-16 CP-20-1 CP-20-1 CP-20-1 Data Sheet ADF4156 NOTES Rev. D | Page 23 of 24 ADF4156 Data Sheet NOTES I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors). (c)2006-2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05863-0-3/12(D) Rev. D | Page 24 of 24