Output Current (A)
Efficiency (%)
Power Loss (W)
0 5 10 15 20 25 30 35 40
74 0
76 1
78 2
80 3
82 4
84 5
86 6
88 7
90 8
92 9
94 10
96 11
D001
VGS = 5 V
VIN = 12 V
VOUT = 1.3 V
LOUT = 0.3 PH
fSW = 500 kHz
TA = 25qC
VDD
GND
ENABLE
PWM
BOOT
DRVH
LL
DRVL
VDD
ENABLE
PWM
VIN
VIN
VSW
PGND
VOUT
Driver IC CSD87350Q5D
TG
TGR
BG
Control
FET
Sync
FET
P0116-01
1
2
3VSW
VSW
VSW
4BG
5
TGR
6
TG
PGND
(Pin9)
7
VIN
8
VIN
Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
CSD87350Q5D Synchronous Buck NexFET™ Power Block
1
1 Features
1 Half-Bridge Power Block
90% system Efficiency at 25 A
Up to 40-A Operation
High-Frequency Operation (Up to 1.5 MHz)
High-Density SON 5-mm × 6-mm Footprint
Optimized for 5-V Gate Drive
Low-Switching Losses
Ultra-Low-Inductance Package
RoHS Compliant
Halogen Free
Lead-Free Terminal Plating
2 Applications
Synchronous Buck Converters
High-Frequency Applications
High-Current, Low-Duty Cycle Applications
Multiphase Synchronous Buck Converters
POL DC-DC Converters
IMVP, VRM, and VRD Applications
3 Description
The CSD87350Q5D NexFET™ power block is an
optimized design for synchronous buck applications
offering high-current, high-efficiency, and high-
frequency capability in a small 5-mm × 6-mm outline.
Optimized for 5-V gate drive applications, this product
offers a flexible solution capable of offering a high-
density power supply when paired with any 5-V gate
drive from an external controller or driver.
Top View
Device Information(1)
DEVICE MEDIA QTY PACKAGE SHIP
CSD87350Q5D 13-Inch Reel 2500 SON
5-mm × 6-mm
Plastic Package
Tape and
Reel
(1) For all available packages, see the orderable addendum at
the end of the data sheet.
Typical Circuit Typical Power Block Efficiency and Power Loss
2
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
www.ti.com
Product Folder Links: CSD87350Q5D
Submit Documentation Feedback Copyright © 2011–2017, Texas Instruments Incorporated
Table of Contents
1 Features.................................................................. 1
2 Applications ........................................................... 1
3 Description............................................................. 1
4 Revision History..................................................... 2
5 Specifications......................................................... 3
5.1 Absolute Maximum Ratings ...................................... 3
5.2 Recommended Operating Conditions....................... 3
5.3 Thermal Information.................................................. 3
5.4 Power Block Performance ........................................ 3
5.5 Electrical Characteristics........................................... 4
5.6 Typical Power Block Device Characteristics............. 5
5.7 Typical Power Block MOSFET Characteristics......... 7
6 Application and Implementation ........................ 10
6.1 Application Information............................................ 10
6.2 Typical Application.................................................. 13
7 Layout................................................................... 15
7.1 Layout Guidelines ................................................... 15
7.2 Layout Example ...................................................... 16
8 Device and Documentation Support.................. 17
8.1 Documentation Support .......................................... 17
8.2 Receiving Notification of Documentation Updates.. 17
8.3 Community Resources............................................ 17
8.4 Trademarks............................................................. 17
8.5 Electrostatic Discharge Caution.............................. 17
8.6 Glossary.................................................................. 17
9 Mechanical, Packaging, and Orderable
Information........................................................... 18
9.1 Q5D Package Dimensions...................................... 18
9.2 Land Pattern Recommendation .............................. 19
9.3 Stencil Recommendation........................................ 19
9.4 Q5D Tape and Reel Information............................. 20
4 Revision History
Changes from Revision D (September 2014) to Revision E Page
Added note for IDM in the Absolute Maximum Ratings table .................................................................................................. 3
Added Receiving Notification of Documentation Updates section and Community Resources section in the
Documentation Support section ........................................................................................................................................... 17
Changes from Revision C (October 2011) to Revision D Page
Added Handling Rating table, Application and Implementation section, Layout section, Device and Documentation
Support section, and Mechanical, Packaging, and Orderable Information section................................................................ 1
Changes from Revision B (September 2011) to Revision C Page
Changed "DIM a" Millimeter Max value From: 1.55 To: 1.5 and Inches Max value From: 0.061 To: 0.059........................ 18
Changes from Revision A (August 2011) to Revision B Page
Replaced RDS(on) with ZDS(on)................................................................................................................................................... 4
Added Equivalent System Performance section.................................................................................................................. 10
Added the Comparison of RDS(on) vs ZDS(on) table................................................................................................................. 12
Added Electrical Performance bullet .................................................................................................................................... 15
Changes from Original (March 2011) to Revision A Page
Changed Power Dissipation, PDin the Absolute Maximum Ratings table From; 13 W to 12 W............................................ 3
3
CSD87350Q5D
www.ti.com
SLPS288E MARCH 2011REVISED FEBRUARY 2017
Product Folder Links: CSD87350Q5D
Submit Documentation FeedbackCopyright © 2011–2017, Texas Instruments Incorporated
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating
Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Pulse duration 50 µs. Duty cycle 0.01%.
5 Specifications
5.1 Absolute Maximum Ratings
TA= 25°C (unless otherwise noted)(1)
MIN MAX UNIT
Voltage VIN to PGND –0.8 30 V
TGto TGR –8 10 V
BGto PGND –8 10 V
IDM Pulsed current rating(2) 120 A
PDPower dissipation 12 W
EAS Avalanche energy Sync FET, ID= 105 A, L = 0.1 mH 551 mJ
Control FET, ID= 60 A, L = 0.1 mH 180
TJOperating junction temperature –55 150 °C
Tstg Storage temperature –55 150 °C
5.2 Recommended Operating Conditions
TA= 25° (unless otherwise noted) MIN MAX UNIT
VGS Gate drive voltage 4.5 8 V
VIN Input supply voltage 27 V
ƒSW Switching frequency CBST = 0.1 μF (min) 200 1500 kHz
Operating current 40 A
TJOperating temperature 125 °C
(1) Device mounted on FR4 material with 1-in2(6.45-cm2) Cu.
(2) RθJC is determined with the device mounted on a 1-in2(6.45-cm2), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in
(3.81-cm × 3.81-cm), 0.06-in (1.52-mm) thick FR4 board. RθJC is specified by design while RθJA is determined by the user’s board
design.
5.3 Thermal Information
TA= 25°C (unless otherwise stated) THERMAL METRIC MIN TYP MAX UNIT
RθJA Junction-to-ambient thermal resistance (min Cu)(1)(2) 102 °C/W
Junction-to-ambient thermal resistance (max Cu)(1)(2) 50 °C/W
RθJC Junction-to-case thermal resistance (top of package)(2) 20 °C/W
Junction-to-case thermal resistance (PGND pin)(2) 2 °C/W
(1) Measurement made with six 10-µF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across VIN to PGND pins and
using a high-current 5-V driver IC.
5.4 Power Block Performance
TA= 25° (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
PLOSS Power loss(1) VIN = 12 V VGS = 5 V, VOUT = 1.3 V,
IOUT = 25 A, ƒSW = 500 kHz,
LOUT = 0.3 µH, TJ= 25°C 3 W
IQVIN VIN quiescent current TGto TGR = 0 V ,BGto PGND = 0 V 10 µA
HD
HG
LG
LD
M0189-01
5x6 QFN TTA MIN Rev1
LS
HS
HD
HG
LG
LD
M0190-01
5x6 QFN TTA MIN Rev1
LS
HS
4
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
www.ti.com
Product Folder Links: CSD87350Q5D
Submit Documentation Feedback Copyright © 2011–2017, Texas Instruments Incorporated
(1) Equivalent based on application testing. See Equivalent System Performance section for details.
5.5 Electrical Characteristics
TA= 25°C (unless otherwise stated)
PARAMETER TEST CONDITIONS Q1 CONTROL FET Q2 SYNC FET UNIT
MIN TYP MAX MIN TYP MAX
STATIC CHARACTERISTICS
BVDSS Drain-to-source voltage VGS = 0 V, IDS = 250 μA 30 30 V
IDSS Drain-to-source leakage current VGS = 0 V, VDS = 20 V 1 1 μA
IGSS Gate-to-source leakage current VDS = 0 V, VGS = +10 / –8 100 100 nA
VGS(th) Gate-to-source threshold voltage VDS = VGS, IDS = 250 μA 1 2.1 0.75 1.4 V
ZDS(on)(1) Effective AC on-impedance VIN = 12 V, VGS = 5 V,
VOUT = 1.3 V, IOUT = 20 A,
ƒSW = 500 kHz,
LOUT = 0.3 µH 5 1.2 m
gƒs Transconductance VDS = 15 V, IDS = 20 A 97 157 S
DYNAMIC CHARACTERISTICS
CISS Input capacitance VGS = 0 V, VDS = 15 V,
ƒ = 1 MHz
1360 1770 2950 3835 pF
COSS Output capacitance 565 735 1300 1690 pF
CRSS Reverse transfer capacitance 19 25 50 65 pF
RGSeries gate resistance 1.3 3 0.8 2 Ω
QgGate charge total (4.5 V)
VDS = 15 V,
IDS = 20 A
8.4 10.9 20 26 nC
Qgd Gate charge gate-to-drain 1.6 3.6 nC
Qgs Gate charge gate-to-source 2.6 4.3 nC
Qg(th) Gate charge at Vth 1.6 2.3 nC
QOSS Output charge VDS = 17 V, VGS = 0 V 9.7 28 nC
td(on) Turnon delay time
VDS = 15 V, VGS = 4.5 V,
IDS = 20 A, RG= 2
7 8 ns
trRise time 17 10 ns
td(off) Turnoff delay time 13 33 ns
tƒFall time 2.3 4.7 ns
DIODE CHARACTERISTICS
VSD Diode forward voltage IDS = 20 A, VGS = 0 V 0.85 1 0.77 1 V
Qrr Reverse recovery charge Vdd = 17 V, IF= 20 A,
di/dt = 300 A/μs12.5 32 nC
trr Reverse recovery time 22 28 ns
Max RθJA = 50°C/W
when mounted on 1 in2
(6.45 cm2) of
2-oz (0.071-mm) thick
Cu.
Max RθJA = 102°C/W
when mounted on
minimum pad area of
2-oz (0.071-mm) thick
Cu.
Switching Frequency (kHz)
Power Loss, Normalized
SOA Temperature Adj. (qC)
200 400 600 800 1000 1200 1400 1600
0.9 -2.9
1 0.0
1.1 2.9
1.2 5.9
1.3 8.8
1.4 11.8
1.5 14.7
D007
Ambient Temperature (qC)
Output Current (A)
0 10 20 30 40 50 60 70 80 90
0
5
10
15
20
25
30
35
40
45
D004
400 LFM
200 LFM
100 LFM
Nat. conv.
TC - Junction Temperature (qC)
Power Loss, Normalized
-50 -30 -10 10 30 50 70 90 110 130 150
0.65
0.7
0.75
0.8
0.85
0.9
0.95
1
1.05
D003
5
CSD87350Q5D
www.ti.com
SLPS288E MARCH 2011REVISED FEBRUARY 2017
Product Folder Links: CSD87350Q5D
Submit Documentation FeedbackCopyright © 2011–2017, Texas Instruments Incorporated
5.6 Typical Power Block Device Characteristics
TJ= 125°C, unless stated otherwise. The typical power block system characteristic curves Figure 3,Figure 4, and Figure 5
are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper
layers of 1-oz copper thickness. See Application and Implementation for detailed explanation.
VIN = 12 V VGS = 5 V VOUT = 1.3 V
ƒSW = 500 kHz LOUT = 0.3 µH
Figure 1. Power Loss vs Output Current
VIN = 12 V VGS = 5 V VOUT = 1.3 V
ƒSW = 500 kHz LOUT = 0.3 µH
Figure 2. Normalized Power Loss vs Temperature
VIN = 12 V VGS = 5 V VOUT = 1.3 V
ƒSW = 500 kHz LOUT = 0.3 µH
Figure 3. Safe Operating Area (SOA) PCB Vertical Mount
VIN = 12 V VGS = 5 V VOUT = 1.3 V
ƒSW = 500 kHz LOUT = 0.3 µH
Figure 4. Safe Operating Area (SOA) PCB Horizontal
Mount
VIN = 12 V VGS = 5 V VOUT = 1.3 V
ƒSW = 500 kHz LOUT = 0.3 µH
Figure 5. Typical Safe Operating Area (SOA)
VIN = 12 V VGS = 5 V VOUT = 1.3 V
LOUT = 0.3 µH IOUT = 40 A
Figure 6. Normalized Power Loss vs Switching Frequency
Output Inductance (PH)
Power Loss, Normalized
SOA Temperature Adj. (qC)
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1
0.925 -2.2
0.95 -1.5
0.975 -0.7
1 0.0
1.025 0.7
1.05 1.5
1.075 2.2
1.1 2.9
1.125 3.7
D010
Input Voltage (V)
Power Loss, Normalized
SOA Temperature Adj. (qC)
0 2 4 6 8 10 12 14 16 18 20 22 24
0.95 -1.5
1 0.0
1.05 1.5
1.1 2.9
1.15 4.4
1.2 5.9
1.25 7.3
D008
Output Voltage (V)
Power Loss, Normalized
SOA Temperature Adj. (qC)
0.9 1.1 1.3 1.5 1.7 1.9 2.1 2.3 2.5 2.7 2.9 3.1 3.3 3.5
0.9 2.9
0.95 1.5
1 0.0
1.05 -1.5
1.1 -2.9
1.15 -4.4
1.2 -5.9
1.25 -7.3
1.3 -8.8
1.35 -10.3
1.4 -11.7
D009
6
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
www.ti.com
Product Folder Links: CSD87350Q5D
Submit Documentation Feedback Copyright © 2011–2017, Texas Instruments Incorporated
Typical Power Block Device Characteristics (continued)
TJ= 125°C, unless stated otherwise. The typical power block system characteristic curves Figure 3,Figure 4, and Figure 5
are based on measurements made on a PCB design with dimensions of 4 in (W) × 3.5 in (L) × 0.062 in (H) and 6 copper
layers of 1-oz copper thickness. See Application and Implementation for detailed explanation.
VIN = 12 V VOUT = 1.3 V LOUT = 0.3 µH
ƒSW = 500 kHz IOUT = 40 A
Figure 7. Normalized Power Loss vs Input Voltage
VIN = 12 V VGS = 5 V ƒSW = 500 kHz
LOUT = 0.3 µH IOUT = 40 A
Figure 8. Normalized Power Loss vs Output Voltage
VIN = 12 V VGS = 5 V VOUT = 1.3 V
ƒSW = 500 kHz IOUT = 40 A
Figure 9. Normalized Power Loss vs Output Inductance
Qg - Gate Charge (nC)
VGS - Gate-to-Source Voltage (V)
0 2 4 6 8 10 12 14 16
0
1
2
3
4
5
6
7
8
D015
Qg - Gate Charge (nC)
VGS - Gate-to-Source Voltage (V)
0 5 10 15 20 25 30 35
0
1
2
3
4
5
6
7
8
D016
VGS - Gate-to-Source Voltage (V)
IDS - Drain-to-Source Current (A)
0 0.5 1 1.5 2 2.5 3 3.5 4
0.001
0.01
0.1
1
10
100
D013D013
TC = 125qC
TC = 25qC
TC = -55qC
VGS - Gate-to-Source Voltage (V)
IDS - Drain-to-Source Current (A)
0 0.5 1 1.5 2 2.5 3
0.001
0.01
0.1
1
10
100
D014
TC = 125qC
TC = 25qC
TC = -55qC
VDS - Drain-to-Source Voltage (V)
IDS - Drain-to-Source Current (A)
0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 0.5
0
10
20
30
40
50
60
70
80
D011
VGS = 8.0 V
VGS = 4.5 V
VGS = 4.0 V
7
CSD87350Q5D
www.ti.com
SLPS288E MARCH 2011REVISED FEBRUARY 2017
Product Folder Links: CSD87350Q5D
Submit Documentation FeedbackCopyright © 2011–2017, Texas Instruments Incorporated
5.7 Typical Power Block MOSFET Characteristics
TA= 25°C, unless stated otherwise.
Figure 10. Control MOSFET Saturation Figure 11. Sync MOSFET Saturation
VDS = 5 V
Figure 12. Control MOSFET Transfer
VDS = 5 V
Figure 13. Sync MOSFET Transfer
ID= 20 A VDD = 15 V
Figure 14. Control MOSFET Gate Charge
ID= 20 A VDD = 15 V
Figure 15. Sync MOSFET Gate Charge
VGS - Gate-to-Source Voltage (V)
RDS(on) - On-State Resistance (m:)
1 2 3 4 5 6 7 8 9 10
0
2
4
6
8
10
12
14
16
D021
TC = 25°C
TC = 125°C
VGS - Gate-to-Source Voltage (V)
RDS(on) - On-State Resistance (m:)
1 2 3 4 5 6 7 8 9 10
0
1
2
3
4
5
6
7
8
D022
TC = 25°C
TC = 125°C
TC - Case Temperature (°C)
VGS(th) - Threshold Voltage (V)
-75 -50 -25 0 25 50 75 100 125 150 175
0.6
0.8
1
1.2
1.4
1.6
1.8
D019
TC - Case Temperature (°C)
VGS(th) - Threshold Voltage (V)
-75 -50 -25 0 25 50 75 100 125 150 175
0.2
0.4
0.6
0.8
1
1.2
1.4
D020
VDS - Drain-to-Source Voltage (V)
C - Capacitance (nF)
0 3 6 9 12 15 18 21 24 27 30
0.001
0.01
0.1
1
10
D017
Ciss = Cgd + Cgs
Coss = Cds + Cgd
Crss = Cgd
VDS - Drain-to-Source Voltage (V)
C - Capacitance (nF)
0 3 6 9 12 15 18 21 24 27 30
0.001
0.01
0.1
1
10
D018
Ciss = Cgd + Cgs
Coss = Cds + Cgd
Crss = Cgd
8
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
www.ti.com
Product Folder Links: CSD87350Q5D
Submit Documentation Feedback Copyright © 2011–2017, Texas Instruments Incorporated
Typical Power Block MOSFET Characteristics (continued)
TA= 25°C, unless stated otherwise.
ƒ = 1 MHz VGS = 0
Figure 16. Control MOSFET Capacitance
ƒ = 1 MHz VGS = 0
Figure 17. Sync MOSFET Capacitance
ID= 250 µA
Figure 18. Control MOSFET VGS(th)
ID= 250 µA
Figure 19. Sync MOSFET VGS(th)
Figure 20. Control MOSFET RDS(on) vs VGS Figure 21. Sync MOSFET RDS(on) vs VGS
tAV - Time in Avalanche (ms)
IAV - Peak Avalanche Current (A)
0.01 0.1 1 10
1
10
100
D027
TC = 25°C
TC = 125°C
tAV - Time in Avalanche (ms)
IAV - Peak Avalanche Current (A)
0.01 0.1 1 10
1
10
100
1000
D028
TC = 25°C
TC = 125°C
VSD - Source-to-Drain Voltage (V)
ISD - Source-to-Drain Current (A)
0 0.2 0.4 0.6 0.8 1
0.0001
0.001
0.01
0.1
1
10
100
D025
TC = 25°C
TC = 125°C
VSD - Source-to-Drain Voltage (V)
ISD - Source-to-Drain Current (A)
0 0.2 0.4 0.6 0.8 1
0.0001
0.001
0.01
0.1
1
10
100
D026
TC = 25°C
TC = 125°C
TC - Case Temperature (°C)
Normalized On-State Resistance
-75 -50 -25 0 25 50 75 100 125 150 175
0.7
0.8
0.9
1
1.1
1.2
1.3
1.4
1.5
D023
TC - Case Temperature (°C)
Normalized On-State Resistance
-75 -50 -25 0 25 50 75 100 125 150 175
0.7
0.8
0.9
1
1.1
1.2
1.3
1.4
1.5
D001D024
9
CSD87350Q5D
www.ti.com
SLPS288E MARCH 2011REVISED FEBRUARY 2017
Product Folder Links: CSD87350Q5D
Submit Documentation FeedbackCopyright © 2011–2017, Texas Instruments Incorporated
Typical Power Block MOSFET Characteristics (continued)
TA= 25°C, unless stated otherwise.
ID= 20 A VGS = 8 V
Figure 22. Control MOSFET Normalized RDS(on)
ID= 20 A VGS = 8 V
Figure 23. Sync MOSFET Normalized RDS(on)
Figure 24. Control MOSFET Body Diode Figure 25. Sync MOSFET Body Diode
Figure 26. Control MOSFET Unclamped Inductive Switching Figure 27. Sync MOSFET Unclamped Inductive Switching
+
-
Input
Supply
Ci
PWM
Driver
Driver
Control
FET
Sync
FET
Co
Switch
Node
Power Block
Components
Power Stage
Components
Lo
IL
Load
10
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
www.ti.com
Product Folder Links: CSD87350Q5D
Submit Documentation Feedback Copyright © 2011–2017, Texas Instruments Incorporated
6 Application and Implementation
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
6.1 Application Information
The CSD87350Q5D NexFET power block is an optimized design for synchronous buck applications using 5-V
gate drive. The control FET and sync FET silicon are parametrically tuned to yield the lowest power loss and
highest system efficiency. As a result, a new rating method is needed which is tailored towards a more systems-
centric environment. System-level performance curves such as power loss, Safe Operating Area (SOA), and
normalized graphs allow engineers to predict the product performance in the actual application.
6.1.1 Equivalent System Performance
Many of today’s high-performance computing systems require low-power consumption in an effort to reduce
system operating temperatures and improve overall system efficiency. This has created a major emphasis on
improving the conversion efficiency of today’s synchronous buck topology. In particular, there has been an
emphasis in improving the performance of the critical power semiconductor in the power stage of this application
(see Figure 28). As such, optimization of the power semiconductors in these applications, needs to go beyond
simply reducing RDS(ON).
Figure 28. Equivalent System Schematic
The CSD87350Q5D is part of TI’s power block product family which is a highly optimized product for use in a
synchronous buck topology requiring high current, high efficiency, and high frequency. It incorporates TI’s latest
generation silicon which has been optimized for switching performance, as well as minimizing losses associated
with QGD, QGS, and QRR. Furthermore, TI’s patented packaging technology has minimized losses by nearly
eliminating parasitic elements between the control FET and sync FET connections (see Figure 29). A key
challenge solved by TI’s patented packaging technology is the system level impact of Common Source
Inductance (CSI). CSI greatly impedes the switching characteristics of any MOSFET which in turn increases
switching losses and reduces system efficiency. As a result, the effects of CSI need to be considered during the
MOSFET selection process. In addition, standard MOSFET switching loss equations used to predict system
efficiency need to be modified in order to account for the effects of CSI. Further details behind the effects of CSI
and modification of switching loss equations are outlined in Power Loss Calculation With Common Source
Inductance Consideration for Synchronous Buck Converters (SLPA009).
Output Current (A)
Efficiency (%)
0 5 10 15 20 25 30 35 40 45
72
75
78
81
84
87
90
93
96
D029
VGS = 5 V
VIN = 12 V
VOUT = 1.3 V
LOUT = 0.3 PH
fSW = 500 kHz
TA = 25qC
Power Block HS/LS RDS(on) = 5 m: / 2.1 m:
Discrete HS/LS RDS(on) = 5 m: / 2.1 m:
Discrete HS/LS RDS(on) = 5 m: / 1.2 m:
Output Current (A)
Power Loss (W)
0 5 10 15 20 25 30 35 40 45
0
1
2
3
4
5
6
7
8
9
10
11
D030
VGS = 5 V
VIN = 12 V
VOUT = 1.3 V
LOUT = 0.3 PH
fSW = 500 kHz
TA = 25qC
Power Block HS/LS RDS(on) = 5 m: / 2.1 m:
Discrete HS/LS RDS(on) = 5 m: / 2.1 m:
Discrete HS/LS RDS(on) = 5 m: / 1.2 m:
PWM Driver
Driver
Switch
Node Co
Load
RPCB CESR
CINPUT
CESL
LDRAIN
LDRAIN
LSOURCE
LSOURCE
Control
FET
Sync
FET
Lo
IL
Input
Supply
CTOTAL
11
CSD87350Q5D
www.ti.com
SLPS288E MARCH 2011REVISED FEBRUARY 2017
Product Folder Links: CSD87350Q5D
Submit Documentation FeedbackCopyright © 2011–2017, Texas Instruments Incorporated
Application Information (continued)
Figure 29. Elimination of Parasitic Inductances
The combination of TI’s latest generation silicon and optimized packaging technology has created a
benchmarking solution that outperforms industry standard MOSFET chipsets of similar RDS(ON) and MOSFET
chipsets with lower RDS(ON).Figure 30 and Figure 31 compare the efficiency and power loss performance of the
CSD87350Q5D versus industry standard MOSFET chipsets commonly used in this type of application. This
comparison purely focuses on the efficiency and generated loss of the power semiconductors only. The
performance of CSD87350Q5D clearly highlights the importance of considering the Effective AC On-Impedance
(ZDS(ON)) during the MOSFET selection process of any new design. Simply normalizing to traditional MOSFET
RDS(ON) specifications is not an indicator of the actual in-circuit performance when using TI’s power block
technology.
Figure 30. Efficiency Figure 31. Power Loss
12
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
www.ti.com
Product Folder Links: CSD87350Q5D
Submit Documentation Feedback Copyright © 2011–2017, Texas Instruments Incorporated
Application Information (continued)
Table 1 compares the traditional DC measured RDS(ON) of CSD87350Q5D versus its ZDS(ON). This comparison
takes into account the improved efficiency associated with TI’s patented packaging technology. As such, when
comparing TI’s power block products to individually packaged discrete MOSFETs or dual MOSFETs in a
standard package, the in-circuit switching performance of the solution must be considered. In this example,
individually packaged discrete MOSFETs or dual MOSFETs in a standard package would need to have DC
measured RDS(ON) values that are equivalent to CSD87350Q5D’s ZDS(ON) value in order to have the same
efficiency performance at full load. Mid- to light-load efficiency will still be lower with individually packaged
discrete MOSFETs or dual MOSFETs in a standard package.
Table 1. Comparison of RDS(ON) vs ZDS(ON)
PARAMETER HS LS UNIT
TYP MAX TYP MAX
Effective AC on-impedance ZDS(ON) (VGS = 5 V) 5 1.2 mΩ
DC measured RDS(ON) (VGS = 4.5 V) 5 6.8 2.1 2.8
6.1.2 Power Loss Curves
MOSFET centric parameters such as RDS(ON) and Qgd are needed to estimate the loss generated by the devices.
In an effort to simplify the design process for engineers, Texas Instruments has provided measured power loss
performance curves. Figure 1 plots the power loss of the CSD87350Q5D as a function of load current. This curve
is measured by configuring and running the CSD87350Q5D as it would be in the final application (see
Figure 32).The measured power loss is the CSD87350Q5D loss and consists of both input conversion loss and
gate drive loss. Equation 1 is used to generate the power loss curve.
(VIN × IIN) + (VDD × IDD) (VSW_AVG × IOUT) = power loss (1)
The power loss curve in Figure 1 is measured at the maximum recommended junction temperatures of 125°C
under isothermal test conditions.
6.1.3 Safe Operating Area (SOA) Curves
The SOA curves in the CSD87350Q5D data sheet provides guidance on the temperature boundaries within an
operating system by incorporating the thermal resistance and system power loss. Figure 3 to Figure 5 outline the
temperature and airflow conditions required for a given load current. The area under the curve dictates the safe
operating area. All the curves are based on measurements made on a PCB design with dimensions of
4 in (W) × 3.5 in (L) × 0.062 in (T) and 6 copper layers of 1-oz copper thickness.
6.1.4 Normalized Curves
The normalized curves in the CSD87350Q5D data sheet provides guidance on the power loss and SOA
adjustments based on their application specific needs. These curves show how the power loss and SOA
boundaries will adjust for a given set of system conditions. The primary Y-axis is the normalized change in power
loss and the secondary Y-axis is the change is system temperature required in order to comply with the SOA
curve. The change in power loss is a multiplier for the power loss curve and the change in temperature is
subtracted from the SOA curve.
VDD
ENABLE
PWM
GND
BOOT
DRVH
LL
DRVL
VDD
PWM
VIN
VOUT
Driver IC CSD87350Q5D
A
V
Averaging
Circuit V
A
Output Current (IOUT)
A
Input Current (IIN)
V
Input Voltage (VIN)
Averaged Switch
Node Voltage
(VSW_AVG)
VIN
VSW
PGND
TG
TGR
BG
Gate Drive
Voltage (VDD)
13
CSD87350Q5D
www.ti.com
SLPS288E MARCH 2011REVISED FEBRUARY 2017
Product Folder Links: CSD87350Q5D
Submit Documentation FeedbackCopyright © 2011–2017, Texas Instruments Incorporated
6.2 Typical Application
Figure 32.
6.2.1 Design Example: Calculating Power Loss and SOA
The user can estimate product loss and SOA boundaries by arithmetic means (see Operating Conditions).
Though the power loss and SOA curves in this data sheet are taken for a specific set of test conditions, the
following procedure will outline the steps the user should take to predict product performance for any set of
system conditions.
6.2.2 Operating Conditions
Output current = 25 A
Input voltage = 7 V
Output voltage = 1 V
Switching frequency = 800 kHz
Inductor = 0.2 µH
6.2.2.1 Calculating Power Loss
Power Loss at 25 A = 3.5 W (Figure 1)
Normalized Power Loss for input voltage 1.07 (Figure 7)
Normalized Power Loss for output voltage 0.95 (Figure 8)
Normalized Power Loss for switching frequency 1.11 (Figure 6)
Normalized Power Loss for output inductor 1.07 (Figure 9)
Final calculated Power Loss = 3.5 W × 1.07 × 0.95 × 1.11 × 1.07 4.23 W
6.2.2.2 Calculating SOA Adjustments
SOA adjustment for input voltage 2°C (Figure 7)
SOA adjustment for output voltage –1.3°C (Figure 8)
SOA adjustment for switching frequency 2.8°C (Figure 6)
SOA adjustment for output inductor 1.6°C (Figure 9)
Final calculated SOA adjustment = 2 + (-1.3) + 2.8 + 1.6 5.1°C
In the previous design example, the estimated power loss of the CSD87350Q5D would increase to 4.23 W. In
addition, the maximum allowable board and/or ambient temperature would have to decrease by 5.1°C. Figure 33
graphically shows how the SOA curve would be adjusted accordingly.
1. Start by drawing a horizontal line from the application current to the SOA curve.
14
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
www.ti.com
Product Folder Links: CSD87350Q5D
Submit Documentation Feedback Copyright © 2011–2017, Texas Instruments Incorporated
Typical Application (continued)
2. Draw a vertical line from the SOA curve intercept down to the board/ambient temperature.
3. Adjust the SOA board/ambient temperature by subtracting the temperature adjustment value.
In the design example, the SOA temperature adjustment yields a reduction in allowable board/ambient
temperature of 5.1°C. In the event the adjustment value is a negative number, subtracting the negative number
would yield an increase in allowable board/ambient temperature.
Figure 33. Power Block SOA
15
CSD87350Q5D
www.ti.com
SLPS288E MARCH 2011REVISED FEBRUARY 2017
Product Folder Links: CSD87350Q5D
Submit Documentation FeedbackCopyright © 2011–2017, Texas Instruments Incorporated
(1) Keong W. Kam, David Pommerenke, “EMI Analysis Methods for Synchronous Buck Converter EMI Root Cause Analysis”, University of
Missouri Rolla
7 Layout
7.1 Layout Guidelines
There are two key system-level parameters that can be addressed with a proper PCB design: electrical and
thermal performance. Properly optimizing the PCB layout will yield maximum performance in both areas. The
following sections provide a brief description on how to address each parameter.
7.1.1 Electrical Performance
The power block has the ability to switch voltages at rates greater than 10kV/µs. Take special care with the PCB
layout design and placement of the input capacitors, driver IC, and output inductor.
The placement of the input capacitors relative to the power block’s VIN and PGND pins should have the
highest priority during the component placement routine. It is critical to minimize these node lengths. As such,
ceramic input capacitors need to be placed as close as possible to the VIN and PGND pins (see Figure 34).
The example in Figure 34 uses 6 × 10-µF ceramic capacitors (TDK Part C3216X5R1C106KT or equivalent).
Notice there are ceramic capacitors on both sides of the board with an appropriate amount of vias
interconnecting both layers. In terms of priority of placement next to the power block, C5, C7, C19, and C8
should follow in order.
The driver IC should be placed relatively close to the power block gate pins. TGand BGshould connect to the
outputs of the driver IC. The TGR pin serves as the return path of the high-side gate drive circuitry and should
be connected to the phase pin of the IC (sometimes called LX, LL, SW, PH, etc.). The bootstrap capacitor for
the driver IC will also connect to this pin.
The switching node of the output inductor should be placed relatively close to the power block VSW pins.
Minimizing the node length between these two components will reduce the PCB conduction losses and
actually reduce the switching noise level.
In the event the switch node waveform exhibits ringing that reaches undesirable levels, the use of a boost
resistor or RC snubber can be an effective way to reduce the peak ring level. The recommended boost
resistor value will range between 1 Ωto 4.7 Ωdepending on the output characteristics of driver IC used in
conjunction with the power block. The RC snubber values can range from 0.5 Ωto 2.2 Ωfor the R and 330 pF
to 2200 pF for the C. Refer to Snubber Circuits: Theory , Design and Application (SLUP100) for more details
on how to properly tune the RC snubber values. The RC snubber should be placed as close as possible to
the Vsw node and PGND see Figure 34.(1)
7.1.2 Thermal Considerations
The power block has the ability to use the GND planes as the primary thermal path. As such, the use of thermal
vias is an effective way to pull away heat from the device and into the system board. Concerns of solder voids
and manufacturability problems can be addressed by the use of three basic tactics to minimize the amount of
solder attach that will wick down the via barrel:
Intentionally space out the vias from each other to avoid a cluster of holes in a given area.
Use the smallest drill size allowed in your design. The example in Figure 34 uses vias with a 10-mil drill hole
and a 16-mil capture pad.
Tent the opposite side of the via with solder-mask.
In the end, the number and drill size of the thermal vias should align with the end user’s PCB design rules and
manufacturing capabilities.
VIN
VSW
PGND
BG
TG
TGR
VSW VSW
Output Inductor
Input Capacitors
Power Block
Input Capacitors
Output Capacitors
Driver IC
Bottom Layer
Top Layer
RC Snubber
Power Block
Location on Top
Layer
16
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
www.ti.com
Product Folder Links: CSD87350Q5D
Submit Documentation Feedback Copyright © 2011–2017, Texas Instruments Incorporated
7.2 Layout Example
Figure 34. Recommended PCB Layout (Top View)
17
CSD87350Q5D
www.ti.com
SLPS288E MARCH 2011REVISED FEBRUARY 2017
Product Folder Links: CSD87350Q5D
Submit Documentation FeedbackCopyright © 2011–2017, Texas Instruments Incorporated
8 Device and Documentation Support
8.1 Documentation Support
8.1.1 Related Documentation
For related documentation see the following:
Reducing Ringing Through PCB Layout Techniques
Power Loss Calculation With Common Source Inductance Consideration for Synchronous Buck Converters
Snubber Circuits: Theory , Design and Application
8.2 Receiving Notification of Documentation Updates
To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper
right corner, click on Alert me to register and receive a weekly digest of any product information that has
changed. For change details, review the revision history included in any revised document.
8.3 Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective
contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of
Use.
TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration
among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help
solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and
contact information for technical support.
8.4 Trademarks
NexFET, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
8.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
8.6 Glossary
SLYZ022 TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
M0187-01
E1
E
q
c
5 6 78
1 2 34
L
d1
f
K
b
d3
L
E1
e
a
E2
D2
TopView BottomView
FrontView
SideView
5
9
6
7
8
12
3
4
qc1
D1
d2
d
Pinout
Position
Designation
Pin1
VIN
Pin2
VIN
Pin3
TG
Pin4
TGR
Pin5
BG
Pin6
VSW
Pin7
VSW
Pin8
VSW
Pin9
PGND
Exposed TieBarMayVary
18
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
www.ti.com
Product Folder Links: CSD87350Q5D
Submit Documentation Feedback Copyright © 2011–2017, Texas Instruments Incorporated
9 Mechanical, Packaging, and Orderable Information
The following pages include mechanical, packaging, and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and revision of
this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
9.1 Q5D Package Dimensions
DIM MILLIMETERS INCHES
MIN MAX MIN MAX
a 1.40 1.5 0.055 0.059
b 0.360 0.460 0.014 0.018
c 0.150 0.250 0.006 0.010
c1 0.150 0.250 0.006 0.010
d 1.630 1.730 0.064 0.068
d1 0.280 0.380 0.011 0.015
d2 0.200 0.300 0.008 0.012
d3 0.291 0.391 0.012 0.015
D1 4.900 5.100 0.193 0.201
D2 4.269 4.369 0.168 0.172
E 4.900 5.100 0.193 0.201
E1 5.900 6.100 0.232 0.240
E2 3.106 3.206 0.122 0.126
e 1.27 TYP 0.050
f 0.396 0.496 0.016 0.020
L 0.510 0.710 0.020 0.028
θ0.00
K 0.812 0.032
M0208-01
0.341(0.013)
0.410(0.016)
14
58
0.250(0.010)
0.300(0.012)
0.300(0.012)
StencilOpening
0.300(0.012)
0.950(0.037)
PCBPattern
1.290(0.051)
0.610(0.024)
1.680
(0.066)
1.710
(0.067)
M0188-01
0.650(0.026)0.650(0.026)
0.620(0.024)
0.620
(0.024)
0.415(0.016)
14
58
0.345(0.014)
3.480(0.137)
0.850(0.033) 0.850(0.033)
0.530(0.021)
0.400(0.016)
6.240(0.246)
1.920
(0.076)
4.460
(0.176)
4.460
(0.176)
1.270
(0.050)
19
CSD87350Q5D
www.ti.com
SLPS288E MARCH 2011REVISED FEBRUARY 2017
Product Folder Links: CSD87350Q5D
Submit Documentation FeedbackCopyright © 2011–2017, Texas Instruments Incorporated
9.2 Land Pattern Recommendation
NOTE: Dimensions are in mm (in).
9.3 Stencil Recommendation
NOTE: Dimensions are in mm (in).
For recommended circuit layout for PCB designs, see Reducing Ringing Through PCB Layout Techniques
(SLPA005).
Ø1.50 +0.10
–0.00
4.00±0.10(SeeNote1)
1.75±0.10
R0.30 TYP
Ø1.50MIN
A0
K0
0.30±0.05
R0.20MAX
A0=5.30±0.10
B0=6.50±0.10
K0=1.90±0.10
M0191-01
2.00±0.05
8.00±0.10
B0
5.50±0.05
12.00±0.30
20
CSD87350Q5D
SLPS288E MARCH 2011REVISED FEBRUARY 2017
www.ti.com
Product Folder Links: CSD87350Q5D
Submit Documentation Feedback Copyright © 2011–2017, Texas Instruments Incorporated
9.4 Q5D Tape and Reel Information
NOTES: 1. 10-sprocket hole-pitch cumulative tolerance ±0.2.
2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm.
3. Material: black static-dissipative polystyrene.
4. All dimensions are in mm, unless otherwise specified.
5. Thickness: 0.3 ±0.05 mm.
6. MSL1 260°C (IR and convection) PbF-reflow compatible.
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device Package
Type Package
Drawing Pins SPQ Reel
Diameter
(mm)
Reel
Width
W1 (mm)
A0
(mm) B0
(mm) K0
(mm) P1
(mm) W
(mm) Pin1
Quadrant
CSD87350Q5D LSON-
CLIP DQY 8 2500 330.0 15.4 5.3 6.3 1.2 8.0 12.0 Q2
CSD87350Q5D LSON-
CLIP DQY 8 2500 330.0 12.4 5.3 6.3 1.8 8.0 12.0 Q2
PACKAGE MATERIALS INFORMATION
www.ti.com 11-May-2018
Pack Materials-Page 1
*All dimensions are nominal
Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)
CSD87350Q5D LSON-CLIP DQY 8 2500 335.0 335.0 32.0
CSD87350Q5D LSON-CLIP DQY 8 2500 367.0 367.0 35.0
PACKAGE MATERIALS INFORMATION
www.ti.com 11-May-2018
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Texas Instruments:
CSD87350Q5D