## Zerø-Drift, Bi-Directional

 CURRENT/POWER MONITOR with $I^{2} C^{T M}$ InterfaceCheck for Samples: INA219

## FEATURES

- SENSES BUS VOLTAGES FROM OV TO +26V
- REPORTS CURRENT, VOLTAGE, AND POWER
- 16 PROGRAMMABLE ADDRESSES
- HIGH ACCURACY: 0.5\% (Max) OVER TEMPERATURE (INA219B)
- FILTERING OPTIONS
- CALIBRATION REGISTERS
- SOT23-8 AND SO-8 PACKAGES


## APPLICATIONS

- SERVERS
- TELECOM EQUIPMENT
- NOTEBOOK COMPUTERS
- POWER MANAGEMENT
- BATTERY CHARGERS
- WELDING EQUIPMENT
- POWER SUPPLIES
- TEST EQUIPMENT


## DESCRIPTION

The INA219 is a high-side current shunt and power monitor with an $I^{2} \mathrm{C}$ interface. The INA219 monitors both shunt drop and supply voltage, with programmable conversion times and filtering. A programmable calibration value, combined with an internal multiplier, enables direct readouts in amperes. An additional multiplying register calculates power in watts. The $I^{2} C$ interface features 16 programmable addresses.
The INA219 is available in two grades: A and B. The $B$ grade version has higher accuracy and higher precision specifications.
The INA219 senses across shunts on buses that can vary from 0 V to 26 V . The device uses a single +3 V to +5.5 V supply, drawing a maximum of 1 mA of supply current. The INA219 operates from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

RELATED PRODUCTS

| DESCRIPTION | DEVICE |
| :--- | :---: |
| Current/Power Monitor with Watchdog, <br> Peak-Hold, and Fast Comparator Functions | INA209 |
| Zerø-Drift, Low-Cost, Analog Current Shunt <br> Monitor Series in Small Package | INA210, INA211, INA212, <br> INA213, INA214 |



[^0]This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## Table 1. PACKAGING INFORMATION ${ }^{(1)}$

| PRODUCT | PACKAGE-LEAD | PACKAGE DESIGNATOR | PACKAGE MARKING |
| :---: | :---: | :---: | :---: |
| INA219A | SO-8 | D | I219A |
|  | SOT23-8 | DCN | A219 |
| INA219B | SO-8 | D | I219B |
|  | SOT23-8 | DCN | B219 |

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the INA219 product folder at www.ti.com.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

Over operating free-air temperature range (unless otherwise noted).

|  |  | INA219 | UNIT |
| :---: | :---: | :---: | :---: |
| Supply Voltage |  | 6 | V |
| Analog Inputs, |  | -26 to +26 | V |
| $\mathrm{V}_{\mathrm{IN}_{+},} \mathrm{V}_{\mathbf{I N}-}$ | Common-Mode | -0.3 to +26 | V |
| SDA |  | GND - 0.3 to +6 | V |
| SCL |  | GND - 0.3 to $\mathrm{V}_{\mathrm{S}}+0.3$ | V |
| Input Current In | Any Pin | 5 | mA |
| Open-Drain Dig | Output Current | 10 | mA |
| Operating Temp | ature | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Tempe |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Tempe |  | +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Human Body Model | 4000 | V |
| ESD Ratings | Charged-Device Model | 750 | V |
|  | Machine Model (MM) | 200 | V |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
(2) $\mathrm{V}_{\mathbb{I N}+}$ and $\mathrm{V}_{\mathbb{I}-}$ may have a differential voltage of -26 V to +26 V ; however, the voltage at these pins must not exceed the range -0.3 V to +26 V .

## ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{S}}=+3.3 \mathrm{~V}$

Boldface limits apply over the specified temperature range, $\mathrm{T}_{\mathrm{A}}=-\mathbf{2 5}{ }^{\circ} \mathrm{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathrm{C}$.
At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}_{+}}=12 \mathrm{~V}, \mathrm{~V}_{\text {SENSE }}=\left(\mathrm{V}_{\mathrm{IN}_{+}}-\mathrm{V}_{\mathrm{IN}_{-}}\right)=32 \mathrm{mV}, \mathrm{PGA}=\div 1$, and $\mathrm{BRNG}^{(1)}=1$, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | INA219A |  |  | INA219B |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| INPUT |  |  |  |  |  |  |  |  |
| Full-Scale Current Sense (Input) Voltage Range | PGA $=\div 1$ | 0 |  | $\pm 40$ | 0 |  | $\pm 40$ | mV |
|  | $\mathrm{PGA}=\div 2$ | 0 |  | $\pm 80$ | 0 |  | $\pm 80$ | mV |
|  | $P G A=\div 4$ | 0 |  | $\pm 160$ | 0 |  | $\pm 160$ | mV |
|  | $P G A=\div 8$ | 0 |  | $\pm 320$ | 0 |  | $\pm 320$ | mV |
| Bus Voltage (Input Voltage) Range ${ }^{(2)}$ | BRNG $=1$ | 0 |  | 32 | 0 |  | 32 | V |
|  | $B R N G=0$ | 0 |  | 16 | 0 |  | 16 | V |
| Common-Mode Rejection <br> CMRR <br> Offset Voltage, RTI ${ }^{(3)}$ $\mathrm{V}_{\mathrm{OS}}$ <br> vs Temperature | $\mathrm{V}_{1 \mathrm{~N}_{+}}=0 \mathrm{~V}$ to 26 V | 100 | 120 |  | 100 | 120 |  | dB |
|  | PGA $=\div 1$ |  | $\pm 10$ | $\pm 100$ |  | $\pm 10$ | $\pm 50{ }^{(4)}$ | $\mu \mathrm{V}$ |
|  | PGA $=\div 2$ |  | $\pm 20$ | $\pm 125$ |  | $\pm 20$ | $\pm 75$ | $\mu \mathrm{V}$ |
|  | $\mathrm{PGA}=\div 4$ |  | $\pm 30$ | $\pm 150$ |  | $\pm 30$ | $\pm 75$ | $\mu \mathrm{V}$ |
|  | $\mathrm{PGA}=\div 8$ |  | $\pm 40$ | $\pm 200$ |  | $\pm 40$ | $\pm 100$ | $\mu \mathrm{V}$ |
|  |  |  | 0.1 |  |  | 0.1 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| vs Power Supply PSRR | $\mathrm{V}_{\mathrm{S}}=3 \mathrm{~V}$ to 5.5 V |  | 10 |  |  | 10 |  | $\mu \mathrm{V} / \mathrm{V}$ |
| Current Sense Gain Error |  |  | $\pm 40$ |  |  | $\pm 40$ |  | m\% |
| vs Temperature |  |  | 1 |  |  | 1 |  | m\%/ ${ }^{\circ} \mathbf{C}$ |
| Input Impedance | Active Mode |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }+}$ Pin |  |  | 20 |  |  | 20 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN- }}$ Pin |  |  | 20\|| 320 |  |  | $20\|\mid 320$ |  | $\mu \mathrm{A} \\| \mathrm{k} \Omega$ |
| Input Leakage ${ }^{(5)}$ | Power-Down Mode |  |  |  |  |  |  |  |
| $\mathrm{V}_{1 \mathrm{~N}_{+}}$Pin |  |  | 0.1 | $\pm 0.5$ |  | 0.1 | $\pm 0.5$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IN- }}$ Pin |  |  | 0.1 | $\pm 0.5$ |  | 0.1 | $\pm 0.5$ | $\mu \mathrm{A}$ |
| DC ACCURACY |  |  |  |  |  |  |  |  |
| ADC Basic Resolution |  |  | 12 |  |  | 12 |  | Bits |
| 1 LSB Step Size |  |  |  |  |  |  |  |  |
| Shunt Voltage |  |  | 10 |  |  | 10 |  | $\mu \mathrm{V}$ |
| Bus Voltage |  |  | 4 |  |  | 4 |  | mV |
| Current Measurement Error over Temperature |  |  | $\pm 0.2$ | $\pm 0.5$ |  | $\pm 0.2$ | $\pm 0.3$ | \% |
|  |  |  |  | $\pm 1$ |  |  | $\pm 0.5$ | \% |
| Bus Voltage Measurement Error |  |  | $\pm 0.2$ | $\pm 0.5$ |  | $\pm 0.2$ | $\pm 0.5$ | \% |
| over Temperature |  |  |  | $\pm 1$ |  |  | $\pm 1$ | \% |
| Differential Nonlinearity |  |  | $\pm 0.1$ |  |  | $\pm 0.1$ |  | LSB |
| ADC TIMING |  |  |  |  |  |  |  |  |
| ADC Conversion Time | 12-Bit |  | 532 | 586 |  | 532 | 586 | $\mu \mathrm{s}$ |
|  | 11-Bit |  | 276 | 304 |  | 276 | 304 | $\mu \mathrm{s}$ |
|  | 10-Bit |  | 148 | 163 |  | 148 | 163 | $\mu \mathrm{s}$ |
|  | 9-Bit |  | 84 | 93 |  | 84 | 93 | $\mu \mathrm{s}$ |
| Minimum Convert Input Low Time |  | 4 |  |  | 4 |  |  | $\mu \mathrm{s}$ |

(1) BRNG is bit 13 of the Configuration Register.
(2) This parameter only expresses the full-scale range of the ADC scaling. In no event should more than 26V be applied to this device.
(3) Referred-to-input (RTI).
(4) Shaded cells indicate improved specifications of the INA219B.
(5) Input leakage is positive (current flowing into the pin) for the conditions shown at the top of the table. Negative leakage currents can occur under different input conditions.

## ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{S}}=+3.3 \mathrm{~V}$ (continued)

Boldface limits apply over the specified temperature range, $\mathrm{T}_{\mathrm{A}}=-\mathbf{2 5}{ }^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}_{+}}=12 \mathrm{~V}, \mathrm{~V}_{\text {SENSE }}=\left(\mathrm{V}_{\mathrm{IN}_{+}}-\mathrm{V}_{\mathrm{IN}-}\right)=32 \mathrm{mV}, \mathrm{PGA}=\div 1$, and $\mathrm{BRNG}^{(1)}=1$, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | INA219A |  |  | INA219B |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SMBus <br> SMBus Timeout ${ }^{(6)}$ |  |  | 28 | 35 |  | 28 | 35 | ms |
| DIGITAL INPUTS <br> (SDA as Input, SCL, A0, A1) <br> Input Capacitance <br> Leakage Input Current Input Logic Levels: $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \end{aligned}$ <br> Hysteresis | $0 \leq \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\text {S }}$ | $\begin{gathered} 0.7\left(\mathrm{~V}_{\mathrm{S}}\right) \\ -0.3 \end{gathered}$ | 3 0.1 $500$ | $\begin{gathered} 1 \\ 6 \\ 0.3\left(\mathrm{~V}_{\mathrm{S}}\right) \end{gathered}$ | $\begin{gathered} 0.7\left(\mathrm{~V}_{\mathrm{S}}\right) \\ -0.3 \end{gathered}$ | 3 <br> 0.1 <br> 500 | $\begin{gathered} 1 \\ 6 \\ 0.3\left(\mathrm{~V}_{\mathrm{S}}\right) \end{gathered}$ | pF <br> $\mu \mathrm{A}$ <br> V <br> V <br> mV |
| OPEN-DRAIN DIGITAL OUTPUTS (SDA) <br> Logic '0' Output Level <br> High-Level Output Leakage Current | $\begin{aligned} & I_{\text {SINK }}=3 \mathrm{~mA} \\ & \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\mathrm{S}} \end{aligned}$ |  | $\begin{gathered} 0.15 \\ 0.1 \end{gathered}$ | $\begin{gathered} 0.4 \\ 1 \end{gathered}$ |  | $\begin{gathered} 0.15 \\ 0.1 \end{gathered}$ | $\begin{gathered} 0.4 \\ 1 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mu \mathrm{~A} \end{gathered}$ |
| POWER SUPPLY <br> Operating Supply Range <br> Quiescent Current <br> Quiescent Current, Power-Down Mode <br> Power-On Reset Threshold |  | +3 | $\begin{gathered} 0.7 \\ 6 \\ 2 \end{gathered}$ | $\begin{gathered} +5.5 \\ 1 \\ 15 \end{gathered}$ | +3 | $\begin{gathered} 0.7 \\ 6 \\ 2 \end{gathered}$ | $\begin{gathered} +5.5 \\ 1 \\ 15 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \mu \mathrm{~A} \\ \mathrm{~V} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specified Temperature Range <br> Operating Temperature Range ```Thermal Resistance }\mp@subsup{}{}{(7)}\quad\mp@subsup{0}{\mathrm{ JA }}{``` |  | $\begin{aligned} & -25 \\ & -40 \end{aligned}$ | $\begin{aligned} & 142 \\ & 120 \end{aligned}$ | $\begin{gathered} +85 \\ +125 \end{gathered}$ | $\begin{aligned} & -25 \\ & -40 \end{aligned}$ | $\begin{aligned} & 142 \\ & 120 \end{aligned}$ | $\begin{gathered} +85 \\ +125 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(6) SMBus timeout in the INA219 resets the interface any time SCL or SDA is low for over 28 ms .
(7) $\theta_{\mathrm{JA}}$ value is based on JEDEC low-K board.

## PIN CONFIGURATIONS



PIN DESCRIPTIONS: SOT23-8

| SOT23-8 <br> (DCN) |  | DESCRIPTION |
| :---: | :---: | :--- |
| PIN NO | NAME |  |
| 1 | $\mathrm{~V}_{\text {IN }+}$ |  |
| 2 | $\mathrm{~V}_{\text {IN- }}$ |  |
| 3 | GND | Ground. |
| 4 | $\mathrm{~V}_{\mathrm{S}}$ | Power supply, 3V to 5.5V. |
| 5 | SCL | Serial bus clock line. |
| 6 | SDA | Serial bus data line. |
| 7 | A0 | Address pin. Table 2 shows pin settings and corresponding addresses. |
| 8 | A1 | Address pin. Table 2 shows pin settings and corresponding addresses. |

PIN DESCRIPTIONS: SO-8

| SO-8 <br> (D) |  | DESCRIPTION |
| :---: | :---: | :--- |
| PIN NO | NAME |  |
| 1 | A1 |  |
| 2 | AO |  |
| 3 | SDA | Serial bus data line. |
| 4 | SCL | Serial bus clock line. |
| 5 | $\mathrm{~V}_{\mathrm{S}}$ | Power supply, 3V to 5.5 V. |
| 6 | GND | Ground. |
| 7 | $\mathrm{~V}_{\text {IN- }}$ | Negative differential shunt voltage. Connect to negative side of shunt resistor. Bus voltage is measured <br> from this pin to ground. |
| 8 | $\mathrm{~V}_{\text {IN+ }+}$ | Positive differential shunt voltage. Connect to positive side of shunt resistor. |

## TYPICAL CHARACTERISTICS

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}_{+}=}=12 \mathrm{~V}, \mathrm{~V}_{\text {SENSE }}=\left(\mathrm{V}_{\mathrm{IN}_{+}}-\mathrm{V}_{\mathrm{IN}}\right)=32 \mathrm{mV}, \mathrm{PGA}=\div 1$, and $\mathrm{BRNG}=1$, unless otherwise noted.


Figure 1.


Figure 3.

ADC BUS GAIN ERROR vs TEMPERATURE


Figure 5.

ADC SHUNT OFFSET vs TEMPERATURE


Figure 2.


Figure 4.

INTEGRAL NONLINEARITY vs INPUT VOLTAGE


Figure 6.

## TYPICAL CHARACTERISTICS (continued)

At $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}_{+}}=12 \mathrm{~V}, \mathrm{~V}_{\text {SENSE }}=\left(\mathrm{V}_{\mathrm{IN}_{+}}-\mathrm{V}_{\mathbb{I N}-}\right)=32 \mathrm{mV}, \mathrm{PGA}=\div 1$, and $\mathrm{BRNG}=1$, unless otherwise noted.
INPUT CURRENTS WITH LARGE DIFFERENTIAL VOLTAGES
( $\mathrm{V}_{\mathrm{IN}_{+}}$at 12 V , Sweep of $\mathrm{V}_{\mathrm{IN}-}$ )


Figure 7.


Figure 9.

ACTIVE $I_{Q}$ vs TEMPERATURE


Figure 8.
ACTIVE $I_{Q}$ vs $I^{2} C$ CLOCK FREQUENCY


Figure 10.


Figure 11.

## REGISTER BLOCK DIAGRAM



Figure 12. INA219 Register Block Diagram

## APPLICATION INFORMATION

The INA219 is a digital current-shunt monitor with an $1^{2} \mathrm{C}$ and SMBus-compatible interface. It provides digital current, voltage, and power readings necessary for accurate decision-making in precisely-controlled systems. Programmable registers allow flexible configuration for measurement resolution, and continuous-versus-triggered operation. Detailed register information appears at the end of this data sheet, beginning with Table 4. See the Register Block Diagram for a block diagram of the INA219.

## INA219 TYPICAL APPLICATION

Figure 13 shows a typical application circuit for the INA219. Use a $0.1 \mu \mathrm{~F}$ ceramic capacitor for power-supply bypassing, placed as closely as possible to the supply and ground pins.
The input filter circuit consisting of $\mathrm{R}_{\mathrm{F} 1}, \mathrm{R}_{\mathrm{F} 2}$, and $\mathrm{C}_{\mathrm{F}}$ is not necessary in most applications. If the need for filtering is unknown, reserve board space for the components and install $0 \Omega$ resistors unless a filter is needed. See the Filtering and Input Considerations section.

The pull-up resistors shown on the SDA and SCL lines are not needed if there are pull-up resistors on these same lines elsewhere in the system. Resistor values shown are typical: consult either the $I^{2} C$ or SMBus specification to determine the acceptable minimum or maximum values.

## BUS OVERVIEW

The INA219 offers compatibility with both $I^{2} \mathrm{C}$ and SMBus interfaces. The $1^{2} \mathrm{C}$ and SMBus protocols are essentially compatible with one another.

The $I^{2} C$ interface is used throughout this data sheet as the primary example, with SMBus protocol specified only when a difference between the two systems is being addressed. Two bidirectional lines, SCL and SDA, connect the INA219 to the bus. Both SCL and SDA are open-drain connections.
The device that initiates the transfer is called a master, and the devices controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates START and STOP conditions.

To address a specific device, the master initiates a START condition by pulling the data signal line (SDA) from a HIGH to a LOW logic level while SCL is HIGH. All slaves on the bus shift in the slave address byte on the rising edge of SCL, with the last bit indicating whether a read or write operation is intended. During the ninth clock pulse, the slave being addressed responds to the master by generating an Acknowledge and pulling SDA LOW.
Data transfer is then initiated and eight bits of data are sent, followed by an Acknowledge bit. During data transfer, SDA must remain stable while SCL is HIGH. Any change in SDA while SCL is HIGH is interpreted as a START or STOP condition.
Once all data have been transferred, the master generates a STOP condition, indicated by pulling SDA from LOW to HIGH while SCL is HIGH. The INA219 includes a 28 ms timeout on its interface to prevent locking up an SMBus.


Figure 13. Typical Application Circuit

## Serial Bus Address

To communicate with the INA219, the master must first address slave devices via a slave address byte. The slave address byte consists of seven address bits, and a direction bit indicating the intent of executing a read or write operation.
The INA219 has two address pins, AO and A1. Table 2 describes the pin logic levels for each of the 16 possible addresses. The state of pins A0 and A1 is sampled on every bus communication and should be set before any activity on the interface occurs. The address pins are read at the start of each communication event.

Table 2. INA219 Address Pins and Slave Addresses

| A1 | A0 | SLAVE ADDRESS |
| :---: | :---: | :---: |
| GND | GND | 1000000 |
| GND | V $_{S_{+}}$ | 1000001 |
| GND | SDA | 1000010 |
| GND | SCL | 1000011 |
| $\mathrm{~V}_{\mathrm{S}_{+}}$ | GND | 1000100 |
| $\mathrm{~V}_{\mathrm{S}_{+}}$ | $\mathrm{V}_{\mathrm{S}_{+}}$ | 1000101 |
| $\mathrm{~V}_{\mathrm{S}_{+}}$ | SDA | 1000110 |
| $\mathrm{~V}_{\mathrm{S}_{+}}$ | SCL | 1000111 |
| SDA | GND | 1001000 |
| SDA | $\mathrm{V}_{\mathrm{S}_{+}}$ | 1001001 |
| SDA | SDA | 1001010 |
| SDA | SCL | 1001011 |
| SCL | GND | 1001100 |
| SCL | $\mathrm{V}_{\mathrm{S}+}$ | 1001101 |
| SCL | SDA | 1001110 |
| SCL | SCL | 1001111 |

## Serial Interface

The INA219 operates only as a slave device on the $I^{2} \mathrm{C}$ bus and SMBus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. The INA219 supports the transmission protocol for fast ( 1 kHz to 400 kHz ) and high-speed ( 1 kHz to 3.4 MHz ) modes. All data bytes are transmitted most significant byte first.

## WRITING TO/READING FROM THE INA219

Accessing a particular register on the INA219 is accomplished by writing the appropriate value to the register pointer. Refer to Table 4 for a complete list of registers and corresponding addresses. The value for the register pointer as shown in Figure 17 is the first byte transferred after the slave address byte with the R/W bit LOW. Every write operation to the INA219 requires a value for the register pointer.
Writing to a register begins with the first byte transmitted by the master. This byte is the slave address, with the R/W bit LOW. The INA219 then acknowledges receipt of a valid address. The next byte transmitted by the master is the address of the register to which data will be written. This register address value updates the register pointer to the desired register. The next two bytes are written to the register addressed by the register pointer. The INA219 acknowledges receipt of each data byte. The master may terminate data transfer by generating a START or STOP condition.

When reading from the INA219, the last value stored in the register pointer by a write operation determines which register is read during a read operation. To change the register pointer for a read operation, a new value must be written to the register pointer. This write is accomplished by issuing a slave address byte with the R/W bit LOW, followed by the register pointer byte. No additional data are required. The master then generates a START condition and sends the slave address byte with the R/ $\overline{\mathrm{W}}$ bit HIGH to initiate the read command. The next byte is transmitted by the slave and is the most significant byte of the register indicated by the register pointer. This byte is followed by an Acknowledge from the master; then the slave transmits the least significant byte. The master acknowledges receipt of the data byte. The master may terminate data transfer by generating a Not-Acknowledge after receiving any data byte, or generating a START or STOP condition. If repeated reads from the same register are desired, it is not necessary to continually send the register pointer bytes; the INA219 retains the register pointer value until it is changed by the next write operation.
Figure 14 and Figure 15 show read and write operation timing diagrams, respectively. Note that register bytes are sent most-significant byte first, followed by the least significant byte. Figure 16 shows the timing diagram for the SMBus Alert response operation. Figure 17 illustrates a typical register pointer configuration.

INA219


Figure 14. Timing Diagram for Write Word Format


Figure 15. Timing Diagram for Read Word Format


NOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

Figure 16. Timing Diagram for SMBus ALERT


NOTE (1): The value of the Slave Address Byte is determined by the settings of the A0 and A1 pins. Refer to Table 1.

Figure 17. Typical Register Pointer Set

## High-Speed $\mathrm{I}^{2} \mathrm{C}$ Mode

When the bus is idle, both the SDA and SCL lines are pulled high by the pull-up devices. The master generates a start condition followed by a valid serial byte containing High-Speed (HS) master code $00001 X X X$. This transmission is made in fast (400kbps) or standard ( 100 kbps ) (F/S) mode at no more than 400 kbps . The INA219 does not acknowledge the HS master code, but does recognize it and switches its internal filters to support 3.4Mbps operation.

The master then generates a repeated start condition (a repeated start condition has the same timing as the start condition). After this repeated start condition, the protocol is the same as F/S mode, except that transmission speeds up to 3.4 Mbps are allowed. Instead of using a stop condition, repeated start conditions should be used to secure the bus in HS-mode. A stop condition ends the HS-mode and switches all the internal filters of the INA219 to support the F/S mode.


Figure 18. Bus Timing Diagram
Bus Timing Diagram Definitions

| PARAMETER |  | FAST MODE |  | HIGH-SPEED MODE |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | MAX | MIN | MAX |  |
| SCL Operating Frequency | $\mathrm{f}_{(\mathrm{SCL}}$ | 0.001 | 0.4 | 0.001 | 3.4 | MHz |
| Bus Free Time Between STOP and START Condition | $\mathrm{t}_{\text {(BUF) }}$ | 600 |  | 160 |  | ns |
| Hold time after repeated START condition. After this period, the first clock is generated. | $\mathrm{t}_{\text {(HDSTA) }}$ | 100 |  | 100 |  | ns |
| Repeated START Condition Setup Time | $\mathrm{t}_{\text {(SUSTA) }}$ | 100 |  | 100 |  | ns |
| STOP Condition Setup Time | $\mathrm{t}_{\text {(SUSTO) }}$ | 100 |  | 100 |  | ns |
| Data Hold Time | $\mathrm{t}_{\text {(HDDAT }}$ | 0 |  | 0 |  | ns |
| Data Setup Time | $\mathrm{t}_{\text {(SUDAT) }}$ | 100 |  | 10 |  | ns |
| SCL Clock LOW Period | t(LOW) | 1300 |  | 160 |  | ns |
| SCL Clock HIGH Period | $\mathrm{t}_{\text {(HIGH) }}$ | 600 |  | 60 |  | ns |
| Clock/Data Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  | 300 |  | 160 | ns |
| Clock/Data Rise Time <br> Clock/Data Rise Time for SCLK $\leq 100 \mathrm{kHz}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{R}} \\ & \mathrm{t}_{\mathrm{R}} \end{aligned}$ |  | $\begin{gathered} 300 \\ 1000 \end{gathered}$ |  | 160 | ns <br> ns |

## Power-Up Conditions

Power-up conditions apply to a software reset via the RST bit (bit 15) in the Configuration Register, or the $1^{2} \mathrm{C}$ bus General Call Reset.

## BASIC ADC FUNCTIONS

The two analog inputs to the INA219, $\mathrm{V}_{\mathbb{N}_{+}}$and $\mathrm{V}_{\mathbb{I N}-}$, connect to a shunt resistor in the bus of interest. The INA219 is typically powered by a separate supply from +3 V to +5.5 V . The bus being sensed can vary from 0 V to 26 V . There are no special considerations for power-supply sequencing (for example, a bus voltage can be present with the supply voltage off, and vice-versa). The INA219 senses the small drop across the shunt for shunt voltage, and senses the voltage with respect to ground from $\mathrm{V}_{\mathbb{I N}-}$ for the bus voltage. Figure 19 illustrates this operation.

When the INA219 is in the normal operating mode (that is, MODE bits of the Configuration Register are set to '111'), it continuously converts the shunt voltage up to the number set in the shunt voltage averaging function (Configuration Register, SADC bits). The device then converts the bus voltage up to the number set in the bus voltage averaging
(Configuration Register, BADC bits). The Mode control in the Configuration Register also permits selecting modes to convert only voltage or current, either continuously or in response to an event (triggered).
All current and power calculations are performed in the background and do not contribute to conversion time; conversion times shown in the Electrical Characteristics table can be used to determine the actual conversion time.
Power-Down mode reduces the quiescent current and turns off current into the INA219 inputs, avoiding any supply drain. Full recovery from Power-Down requires $40 \mu \mathrm{~s}$. ADC Off mode (set by the Configuration Register, MODE bits) stops all conversions.

Writing any of the triggered convert modes into the Configuration Register (even if the desired mode is already programmed into the register) triggers a single-shot conversion. Table 7 lists the triggered convert mode settings.


Figure 19. INA219 Configured for Shunt and Bus Voltage Measurement

Although the INA219 can be read at any time, and the data from the last conversion remain available, the Conversion Ready bit (Status Register, CNVR bit) is provided to help co-ordinate one-shot or triggered conversions. The Conversion Ready bit is set after all conversions, averaging, and multiplication operations are complete.
The Conversion Ready bit clears under these conditions:

1. Writing to the Configuration Register, except when configuring the MODE bits for Power Down or ADC off (Disable) modes;
2. Reading the Status Register; or
3. Triggering a single-shot conversion with the Convert pin.

## Power Measurement

Current and bus voltage are converted at different points in time, depending on the resolution and averaging mode settings. For instance, when configured for 12-bit and 128 sample averaging, up to 68 ms in time between sampling these two values is possible. Again, these calculations are performed in the background and do not add to the overall conversion time.

## PGA Function

If larger full-scale shunt voltages are desired, the INA219 provides a PGA function that increases the full-scale range up to 2,4 , or 8 times ( 320 mV ). Additionally, the bus voltage measurement has two full-scale ranges: 16 V or 32 V .

## Compatibility with TI Hot Swap Controllers

The INA219 is designed for compatibility with hot swap controllers such the TI TPS2490. The TPS2490 uses a high-side shunt with a limit at 50 mV ; the INA219 full-scale range of 40 mV enables the use of the same shunt for current sensing below this limit. When sensing is required at (or through) the 50 mV sense point of the TPS2490, the PGA of the INA219 can be set to $\div 2$ to provide an 80 mV full-scale range.

## Filtering and Input Considerations

Measuring current is often noisy, and such noise can be difficult to define. The INA219 offers several options for filtering by choosing resolution and averaging in the Configuration Register. These filtering options can be set independently for either voltage or current measurement.
The internal ADC is based on a delta-sigma ( $\Delta \Sigma$ ) front-end with a $500 \mathrm{kHz}( \pm 30 \%)$ typical sampling rate. This architecture has good inherent noise rejection; however, transients that occur at or very close to the sampling rate harmonics can cause problems. Because these signals are at 1 MHz and higher, they can be dealt with by incorporating filtering at the input of the INA219. The high frequency enables the use of low-value series resistors on the filter for negligible effects on measurement accuracy. In general, filtering the INA219 input is only necessary if there are transients at exact harmonics of the $500 \mathrm{kHz}( \pm 30 \%)$ sampling rate ( $>1 \mathrm{MHz}$ ). Filter using the lowest possible series resistance and ceramic capacitor. Recommended values are $0.1 \mu \mathrm{~F}$ to $1.0 \mu \mathrm{~F}$. Figure 20 shows the INA219 with an additonal filter added at the input.


Figure 20. INA219 with Input Filtering

Overload conditions are another consideration for the INA219 inputs. The INA219 inputs are specified to tolerate 26 V across the inputs. A large differential scenario might be a short to ground on the load side of the shunt. This type of event can result in full power-supply voltage across the shunt (as long the power supply or energy storage capacitors support it). It must be remembered that removing a short to ground can result in inductive kickbacks that could exceed the 26 V differential and common-mode rating of the INA219. Inductive kickback voltages are best dealt with by zener-type transient-absorbing devices (commonly called transzorbs) combined with sufficient energy storage capacitance.
In applications that do not have large energy storage electrolytics on one or both sides of the shunt, an input overstress condition may result from an excessive $\mathrm{dV} / \mathrm{dt}$ of the voltage applied to the input. A hard physical short is the most likely cause of this event, particularly in applications with no large electrolytics present. This problem occurs because an excessive $\mathrm{dV} / \mathrm{dt}$ can activate the ESD protection in the INA219 in systems where large currents are available. Testing has demonstrated that the addition of $10 \Omega$ resistors in series with each input of the INA219 sufficiently protects the inputs against dV/dt failure up to the 26 V rating of the INA219. These resistors have no significant effect on accuracy.

## Simple Current Shunt Monitor Usage (No Programming Necessary)

The INA219 can be used without any programming if it is only necessary to read a shunt voltage drop and bus voltage with the default 12 -bit resolution, 320 mV shunt full-scale range (PGA $=\div 8$ ), 32V bus full-scale range, and continuous conversion of shunt and bus voltage.
Without programming, current is measured by reading the shunt voltage. The Current Register and Power Register are only available if the Calibration Register contains a programmed value.

## Programming the INA219

The default power-up states of the registers are shown in the INA219 register descriptions section of this data sheet. These registers are volatile, and if programmed to other than default values, must be re-programmed at every device power-up. Detailed information on programming the Calibration Register specifically is given in the section, Programming the INA219 Power Measurement Engine

## PROGRAMMING THE INA219 POWER MEASUREMENT ENGINE

## Calibration Register and Scaling

The Calibration Register makes it possible to set the scaling of the Current and Power Registers to whatever values are most useful for a given application. One strategy may be to set the Calibration Register such that the largest possible number is generated in the Current Register or Power Register at the expected full-scale point; this approach yields the highest resolution. The

Calibration Register can also be selected to provide values in the Current and Power Registers that either provide direct decimal equivalents of the values being measured, or yield a round LSB number. After these choices have been made, the Calibration Register also offers possibilities for end user system-level calibration, where the value is adjusted slightly to cancel total system error.

Below are two examples for configuring the INA219 calibration. Both examples are written so the information directly relates to the calibration setup found in the INA219EVM software.

Calibration Example 1: Calibrating the INA219 with no possibility for overflow. (Note that the numbers used in this example are the same used with the INA219EVM software as shown in Figure 21.)

1. Establish the following parameters:

$$
\begin{aligned}
& \mathrm{V}_{\text {BUS_MAX }}=32 \\
& \mathrm{~V}_{\text {SHUNT_MAX }}=0.32
\end{aligned}
$$

$\mathrm{R}_{\text {SHUNT }}=0.5$
2. Using Equation 1, determine the maximum possible current .

MaxPossible_I $=\frac{V_{\text {SHUNTMAX }}}{R_{\text {SHUNT }}}$
MaxPossible_I = 0.64
3. Choose the desired maximum current value. This value is selected based on system expectations.

$$
\text { Max_Expected_I = } 0.6
$$

4. Calculate the possible range of current LSBs. To calculate this range, first compute a range of LSBs that is appropriate for the design. Next, select an LSB within this range. Note that the results will have the most resolution when the minimum LSB is selected. Typically, an LSB is selected to be the nearest round number to the minimum LSB value.
Minimum_LSB $=\frac{\text { Max_Expected_I }}{32767}$
Minimum_LSB $=18.311 \times 10^{-6}$
Maximum_LSB $=\frac{\text { Max_Expected_I }}{4096}$
Maximum_LSB $=146.520 \times 10^{-6}$
Choose an LSB in the range: Minimum_LSB<Selected_LSB < Maximum_LSB
Current_LSB $=20 \times 10^{-6}$
Note:
This value was selected to be a round number near the Minimum_LSB. This selection allows for good resolution with a rounded LSB.
5. Compute the Calibration Register value using Equation 4:
$\mathrm{CaI}=\operatorname{trunc}\left(\frac{0.04096}{\text { Current_LSB } \times \mathrm{R}_{\text {SHUNT }}}\right)$
Cal $=4096$
6. Calculate the Power LSB, using Equation 5. Equation 5 shows a general formula; because the bus voltage measurement LSB is always 4 mV , the power formula reduces to the calculated result.
Power_LSB = 20 Current_LSB
Power_LSB $=400 \times 10^{-6}$
7. Compute the maximum current and shunt voltage values (before overflow), as shown by Equation 6 and Equation 7. Note that both Equation 6 and Equation 7 involve an If - then condition:
Max_Current = Current_LSB $\times 32767$
Max_Current $=0.65534$
If Max_Current $\geq$ Max Possible_I then
Max_Current_Before_Overflow = MaxPossible_I
Else
Max_Current_Before_Overflow = Max_Current
End If
(Note that Max_Current is greater than MaxPossible_I in this example.)
Max_Current_Before_Overflow $=0.64$ (Note: This result is displayed by software as seen in Figure 21.)
Max_ShuntVoltage $=$ Max_Current_Before_Overflow $\times$ R $_{\text {SHunt }}$
Max_ShuntVoltage $=0.32$
If Max_ShuntVoltage $\geq \mathrm{V}_{\text {Shunt_MAX }}$
Max_ShuntVoltage_Before_Overflow $=$ V SHunt_max
Else
Max_ShuntVoltage_Before_Overflow= Max_ShuntVoltage
End lf
(Note that Max_ShuntVoltage is greater than $\mathrm{V}_{\text {Shunt_max }}$ in this example.)
Max_ShuntVoltage_Before_Overflow $=0.32$ (Note: This result is displayed by software as seen in Figure 21.)
8. Compute the maximum power with Equation 8.

MaximumPower $=$ Max_Current_Before_Overflow $\times \mathrm{V}_{\text {Bus_max }}$
MaximumPower $=20.48$
9. (Optional second Calibration step.) Compute corrected full-scale calibration value based on measured current.

INA219_Current $=0.63484$
MeaShuntCurrent $=0.55$
Corrected_Full_Scale_Cal $=\operatorname{trunc}\left(\frac{\text { Cal } \times \text { MeasShuntCurrent }}{\text { INA219_Current }}\right)$
Corrected_Full_Scale_Cal = 3548

Figure 21 illustrates how to perform the same procedure discussed in this example using the automated INA219EVM software. Note that the same numbers used in the nine-step example are used in
the software example in Figure 21. Also note that Figure 21 illustrates which results correspond to which step (for example, the information entered in Step 1 is enclosed in a box in Figure 21 and labeled).


Figure 21. INA219 Calibration Sofware Automatically Computes Calibration Steps 1-9

## Calibration Example 2 (Overflow Possible)

This design example uses the nine-step procedure for calibrating the INA219 where overflow is possible. Figure 22 illustrates how the same procedure is performed using the automated INA219EVM

1. Establish the following parameters:

$$
\begin{aligned}
& \mathrm{V}_{\text {BUS_MAX }}=32 \\
& \mathrm{~V}_{\text {SHUNT_MAX }}=0.32 \\
& \mathrm{R}_{\text {SHUNT }}=5
\end{aligned}
$$

2. Determine the maximum possible current using Equation 10:

MaxPossible_I $=\frac{\mathrm{V}_{\text {SHUNT_MAX }}}{\mathrm{R}_{\text {SHUNT }}}$
MaxPossible_I $=0.064$
3. Choose the desired maximum current value: Max_Expected_I, $\leq$ MaxPossible_I. This value is selected based on system expectations.
Max_Expected_I = 0.06
4. Calculate the possible range of current LSBs. This calculation is done by first computing a range of LSB's
that is appropriate for the design. Next, select an LSB withing this range. Note that the results will have the
4. Calculate the possible range of current LSBs. This calculation is done by first computing a range of LSB's
that is appropriate for the design. Next, select an LSB withing this range. Note that the results will have the most resolution when the minimum LSB is selected. Typically, an LSB is selected to be the nearest round number to the minimum LSB.
Minimum_LSB $=\frac{\text { Max_Expected_I }}{32767}$
Minimum_LSB $=1.831 \times 10^{-6}$
Maximum_LSB $=\frac{\text { Max_Expected_I }}{4096}$
Maximum_LSB $=14.652 \times 10^{-6}$
software. Note that the same numbers used in the nine-step example are used in the software example in Figure 22. Also note that Figure 22 illustrates which results correspond to which step (for example, the information entered in Step 1 is circled in Figure 22 and labeled).

$$
2
$$

Choose an LSB in the range: Minimum_LSB<Selected_LSB<Maximum_LSB
Current_LSB $=1.9 \times 10^{-6}$

## Note:

This value was selected to be a round number near the Minimum_LSB. This section allows for good resolution with a rounded LSB.
5. Compute the calibration register using Equation 13:
$\mathrm{CaI}=\operatorname{trunc}\left(\frac{0.04096}{\text { Current_LSB } \times \mathrm{R}_{\text {SHUNT }}}\right) \quad$ Cal $=4311$
6. Calculate the Power LSB using Equation 14. Equation 14 shows a general formula; because the bus voltage measurement LSB is always 4 mV , the power formula reduces to calculate the result.
Power_LSB = 20 Current_LSB
Power_LSB $=38 \times 10^{-6}$
7. Compute the maximum current and shunt voltage values (before overflow), as shown by Equation 15 and Equation 16. Note that both Equation 15 and Equation 16 involve an If - then condition.
Max_Current = Current_LSB $\times 32767$
Max_Current $=0.06226$
If Max_Current $\geq$ Max Possible_I then
Max_Current_Before_Overflow = MaxPossible_।
Else
Max_Current_Before_Overflow = Max_Current
End lf
(Note that Max_Current is less than MaxPossible_l in this example.)
Max_Current_Before_Overflow = 0.06226 (Note: This result is displayed by software as seen in Figure 22.)
Max_ShuntVoltage $=$ Max_Current_Before_Overflow $\times$ R $_{\text {SHunt }}$
Max_ShuntVoltage $=0.3113$
If Max_ShuntVoltage $\geq \mathrm{V}_{\text {Shunt_max }}$ Max_ShuntVoltage_Before_Overflow $=$ V SHunt_max
Else
Max_ShuntVoltage_Before_Overflow= Max_ShuntVoltage
End lf
(Note that Max_ShuntVoltage is less than $\mathrm{V}_{\text {Shunt_max }}$ in this example.)
Max_ShuntVoltage_Before_Overflow $=0.3113$ (Note: This result is displayed by software as seen in Figure 22.)
8. Compute the maximum power with equation 8.

MaximumPower $=$ Max_Current_Before_Overflow $\times \mathrm{V}_{\text {Bus_max }}$
MaximumPower $=1.992$
9. (Optional second calibration step.) Compute the corrected full-scale calibration value based on measured current.
INA219_Current $=0.06226$
MeaShuntCurrent $=0.05$
Corrected_Full_Scale_Cal $=\operatorname{trunc}\left(\frac{\mathrm{Cal} \times \text { MeasShuntCurrent }}{\text { INA219_Current }}\right)$
Corrected_Full_Scale_Cal = 3462

Figure 22 illustrates how to perform the same procedure discussed in this example using the automated INA219EVM software. Note that the same numbers used in the nine-step example are used in the software example in Figure 22.

Also note that Figure 22 illustrates which results correspond to which step (for example, the information entered in Step 1 is enclosed in a box in Figure 22 and labeled).


Figure 22. Calibration Software Automatically Computes Calibration Steps 1-9

## CONFIGURE/MEASURE/CALCULATE EXAMPLE

In this example, the 10A load creates a differential voltage of 20 mV across a $2 \mathrm{~m} \Omega$ shunt resistor. The voltage present at the $\mathrm{V}_{\mathbb{I N}}$ pin is equal to the common-mode voltage minus the differential drop across the resistor. The bus voltage for the INA219 is internally measured at the $\mathrm{V}_{\mathrm{IN} \text { - pin }}$ to measure the voltage level delivered to the load. For this example, the voltage at the $\mathrm{V}_{\mathrm{IN}}$ pin is 11.98 V . For this particular range $(40 \mathrm{mV}$ full-scale), this small difference is not a significant deviation from the 12 V common-mode voltage. However, at larger full-scale ranges, this deviation can be much larger.
Note that the Bus Voltage Register bits are not right-aligned. In order to compute the value of the Bus Voltage Register contents using the LSB of 4 mV , the register must be shifted right by three bits. This shift puts the BDO bit in the LSB position so that the contents can be multiplied by the 4 mV LSB value to compute the bus voltage measured by the device. The shifted value of the bus voltage register contents is now equal to BB3h, a decimal equivalent of 2995. This value of 2995 multiplied by the 4 mV LSB results in a value of 11.98 V .

The Calibration Register (05h) is set in order to provide the device information about the current shunt resistor that was used to create the measured
shunt voltage. By knowing the value of the shunt resistor, the device can then calculate the amount of current that created the measured shunt voltage drop. The first step when calculating the calibration value is setting the current LSB. The Calibration Register value is based on a calculation that has its precision capability limited by the size of the register and the Current Register LSB. The device can measure bidirectional current; thus, the MSB of the Current Register is a sign bit that allows for the rest of the 15 bits to be used for the Current Register value. It is common when using the current value calculations to use a resolution between 12 bits and 15 bits. Calculating the current LSB for each of these resolutions provides minimum and maximum values. These values are calculated assuming the maximum current that will be expected to flow through the current shunt resistor, as shown in Equation 2 and Equation 3. To simplify the mathematics, it is common to choose a round number located between these two points. For this example, the maximum current LSB is $3.66 \mathrm{~mA} /$ bit and the minimum current LSB would be $457.78 \mu \mathrm{~A} /$ bit assuming a maximum expected current of 15A. For this example, a value of $1 \mathrm{~mA} /$ bit was chosen for the current LSB. Setting the current LSB to this value allows for sufficient precision while serving to simplify the math as well. Using Equation 4 results in a Calibration Register value of 20480 , or 5000 h .


Figure 23. Example Circuit Configuration

The Current Register (04h) is then calculated by multiplying the shunt voltage contents by the Calibration Register and then dividing by 4096. For this example, the shunt voltage of 2000 is multiplied by the calibration register of 20480 and then divided by 4096 to yield a Current Register of 2710 h .
The Power Register (03h) is then be calculated by multiplying the Current Register of 10000 by the Bus Voltage Register of 2995 and then dividing by 5000 . For this example, the Power Register contents are 1766h, or a decimal equivalent of 5990. Multiplying
this result by the power LSB that is 20 times the $1 \times 10^{-3}$ current LSB, or $20 \times 10^{-3}$, results in a power calculation of $5990 \times 20 \mathrm{~mW} / \mathrm{bit}$, which equals 119.8W. This result matches what is expected for this register. A manual calculation for the power being delivered to the load would use 11.98 V (12VCM 20 mV shunt drop) multiplied by the load current of 10A to give a 119.8 W result.

Table 3 shows the steps for configuring, measuring, and calculating the values for current and power for this device.

Table 3. Configure/Measure/Calculate Example ${ }^{(1)}$

| STEP \# | REGISTER NAME | ADDRESS | CONTENTS | ADJ | DEC | LSB | VALUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Step 1 | Configuration | 00 h | 019 Fh |  |  |  |  |
| Step 2 | Shunt | 01 h | 07 h 0 h |  | 2000 | 10 NV | 20 mV |
| Step 3 | Bus | 02 h | 5 h 98 h | 0 BB 3 | 2995 | 4 mV | 11.98 V |
| Step 4 | Calibration | 05 h | 5000 h |  | 20480 |  |  |
| Step 5 | Current | 04 h | 2710 h |  | 10000 | 1 mA | 10.0 A |
| Step 6 | Power | 03 h | 1766 h |  | 5990 | 20 mW | 119.8 W |

(1) Conditions: load $=10 \mathrm{~A}, \mathrm{~V}_{\mathrm{CM}}=12 \mathrm{~V}, \mathrm{R}_{\text {SHUNT }}=2 \mathrm{~m} \Omega, \mathrm{~V}_{\text {SHUNT }} F S R=40 \mathrm{mV}$, and $\mathrm{V}_{\text {BUS }}=16 \mathrm{~V}$.

## REGISTER INFORMATION

The INA219 uses a bank of registers for holding configuration settings, measurement results, maximum/minimum limits, and status information. Table 4 summarizes the INA219 registers; Figure 12 illustrates registers.

Register contents are updated $4 \mu \mathrm{~s}$ after completion of the write command. Therefore, a $4 \mu \mathrm{~s}$ delay is required between completion of a write to a given register and a subsequent read of that register (without changing the pointer) when using SCL frequencies in excess of 1 MHz .

Table 4. Summary of Register Set

| POINTER ADDRESS | REGISTER NAME | FUNCTION | POWER-ON RESET |  | TYPE ${ }^{(1)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| HEX |  |  | BINARY | HEX |  |
| 00 | Configuration Register | All-register reset, settings for bus voltage range, PGA Gain, ADC resolution/averaging. | 0011100110011111 | 399F | $\mathrm{R} / \overline{\mathrm{W}}$ |
| 01 | Shunt Voltage | Shunt voltage measurement data. | Shunt voltage | - | R |
| 02 | Bus Voltage | Bus voltage measurement data. | Bus voltage | - | R |
| 03 | Power ${ }^{(2)}$ | Power measurement data. | 0000000000000000 | 0000 | R |
| 04 | Current ${ }^{(2)}$ | Contains the value of the current flowing through the shunt resistor. | 0000000000000000 | 0000 | R |
| 05 | Calibration | Sets full-scale range and LSB of current and power measurements. Overall system calibration. | 0000000000000000 | 0000 | R/W |

(1) Type: $\mathbf{R}=$ Read-Only, $\mathbf{R} / \overline{\mathbf{W}}=$ Read/Write.
(2) The Power Register and Current Register default to ' 0 ' because the Calibration Register defaults to '0', yielding a zero current value until the Calibration Register is programmed.

## REGISTER DETAILS

All INA219 registers 16-bit registers are actually two 8 -bit bytes via the $I^{2} \mathrm{C}$ interface.
Configuration Register 00h (Read/Write)

| BIT \# | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT <br> NAME | RST | - | BRNG | PG1 | PG0 | BADC4 | BADC3 | BADC2 | BADC1 | SADC4 | SADC3 | SADC2 | SADC1 | MODE3 | MODE2 | MODE1 |
| POR <br> VALUE | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

## Bit Descriptions

| RST: | Reset Bit |
| :--- | :--- |
| Bit 15 | Setting this bit to '1' generates a system reset that is the same as power-on reset. Resets all registers to default <br> values; this bit self-clears. |
| BRNG: | Bus Voltage Range <br> Bit 13 |
|  | $0=16 \mathrm{~V}$ FSR <br> $1=32 \mathrm{~V}$ FSR (default value) <br> PG: |
| PGA (Shunt Voltage Only) |  |
| Bits 11, 12 | Sets PGA gain and range. Note that the PGA defaults to $\div 8(320 \mathrm{mV}$ range). Table 5 shows the gain and range for <br> the various product gain settings. |

Table 5. PG Bit Settings ${ }^{(1)}$

| PG1 | PG0 | GAIN | RANGE |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $\pm 40 \mathrm{mV}$ |
| 0 | 1 | $\div 2$ | $\pm 80 \mathrm{mV}$ |
| 1 | 0 | $\div 4$ | $\pm 160 \mathrm{mV}$ |
| 1 | 1 | $\div 8$ | $\pm 320 \mathrm{mV}$ |

(1) Shaded values are default.

## BADC: BADC Bus ADC Resolution/Averaging

Bits $7-10 \quad$ These bits adjust the Bus ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when averaging results for the Bus Voltage Register (02h).

## SADC: SADC Shunt ADC Resolution/Averaging

Bits 3-6 These bits adjust the Shunt ADC resolution (9-, 10-, 11-, or 12-bit) or set the number of samples used when averaging results for the Shunt Voltage Register (01h).
BADC (Bus) and SADC (Shunt) ADC resolution/averaging and conversion time settings are shown in Table 6.
Table 6. ADC Settings ${ }^{(1)}$

| ADC4 | ADC3 | ADC2 | ADC1 | MODE/SAMPLES | CONVERSION TIME |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{X}^{(2)}$ | 0 | 0 | $9-$ bit | $84 \mu \mathrm{~s}$ |
| 0 | $\mathrm{X}^{(2)}$ | 0 | 1 | 10 -bit | $148 \mu \mathrm{~s}$ |
| 0 | $\mathrm{X}^{(2)}$ | 1 | 0 | 11 -bit | $276 \mu \mathrm{~s}$ |
| 0 | $\mathrm{X}^{(2)}$ | 1 | 1 | 12 -bit | $532 \mu \mathrm{~s}$ |
| 1 | 0 | 0 | 0 | 12 -bit | $532 \mu \mathrm{~s}$ |
| 1 | 0 | 0 | 1 | 2 | 1.06 ms |
| 1 | 0 | 1 | 0 | 4 | 2.13 ms |
| 1 | 0 | 1 | 1 | 8 | 4.26 ms |
| 1 | 1 | 0 | 0 | 16 | 8.51 ms |
| 1 | 1 | 0 | 1 | 32 | 17.02 ms |
| 1 | 1 | 1 | 0 | 64 | 34.05 ms |
| 1 | 1 | 1 | 1 | 128 | 68.10 ms |

(1) Shaded values are default.
(2) $X=$ Don't care.

## MODE: Operating Mode

Bits 0-2 Selects continuous, triggered, or power-down mode of operation. These bits default to continuous shunt and bus measurement mode. The mode settings are shown in Table 7.

Table 7. Mode Settings ${ }^{(1)}$

| MODE3 | MODE2 | MODE1 | MODE |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Power-Down |
| 0 | 0 | 1 | Shunt Voltage, Triggered |
| 0 | 1 | 0 | Bus Voltage, Triggered |
| 0 | 1 | 1 | Shunt and Bus, Triggered |
| 1 | 0 | 0 | ADC Off (disabled) |
| 1 | 0 | 1 | Shunt Voltage, Continuous |
| 1 | 1 | 0 | Bus Voltage, Continuous |
| 1 | 1 | 1 | Shunt and Bus, Continuous |

(1) Shaded values are default.

## DATA OUTPUT REGISTERS

## Shunt Voltage Register 01h (Read-Only)

The Shunt Voltage Register stores the current shunt voltage reading, $\mathrm{V}_{\text {SHUNT }}$. Shunt Voltage Register bits are shifted according to the PGA setting selected in the Configuration Register (00h). When multiple sign bits are present, they will all be the same value. Negative numbers are represented in two's complement format. Generate the two's complement of a negative number by complementing the absolute value binary number and adding 1. Extend the sign, denoting a negative number by setting the $M S B=$ ' 1 '. Extend the sign to any additional sign bits to form the 16-bit word.
Example: For a value of $\mathrm{V}_{\text {SHUNT }}=-320 \mathrm{mV}$ :

1. Take the absolute value (include accuracy to 0.01 mV )==> 320.00
2. Translate this number to a whole decimal number $==>32000$
3. Convert it to binary==> 111110100000000
4. Complement the binary result : 000001011111111
5. Add 1 to the Complement to create the Two's Complement formatted result ==> 000001100000000
6. Extend the sign and create the 16 -bit word: $1000001100000000=8300 \mathrm{~h}$ (Remember to extend the sign to all sign-bits, as necessary based on the PGA setting.)
At PGA $=\div 8$, full-scale range $= \pm 320 \mathrm{mV}$ (decimal $=32000$, positive value hex $=7 \mathrm{D} 00$, negative value hex $=$ $8300)$, and $\mathrm{LSB}=10 \mu \mathrm{~V}$.

| BIT \# | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT <br> NAME | SIGN | SD14_8 | SD13_8 | SD12_8 | SD11_8 | SD10_8 | SD9_8 | SD8_8 | SD7_8 | SD6_8 | SD5_8 | SD4_8 | SD3_8 | SD2_8 | SD1_8 | SD0_8 |
| POR <br> VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

At PGA $=\div 4$, full-scale range $= \pm 160 \mathrm{mV}$ (decimal $=16000$, positive value hex $=3 \mathrm{E} 80$, negative value hex $=$ C180), and LSB $=10 \mu \mathrm{~V}$.

| BIT \# | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT <br> NAME | SIGN | SIGN | SD13_4 | SD12_4 | SD11_4 | SD10_4 | SD9_4 | SD8_4 | SD7_4 | SD6_4 | SD5_4 | SD4_4 | SD3_4 | SD2_4 | SD1_4 | SD0_4 |
| POR <br> VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

At PGA $=\div 2$, full-scale range $= \pm 80 \mathrm{mV}$ (decimal $=8000$, positive value hex $=1 \mathrm{~F} 40$, negative value hex $=\mathrm{E} 0 \mathrm{C} 0$ ), and $\mathrm{LSB}=10 \mu \mathrm{~V}$.

| BIT \# | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT <br> NAME | SIGN | SIGN | SIGN | SD12_2 | SD11_2 | SD10_2 | SD9_2 | SD8_2 | SD7_2 | SD6_2 | SD5_2 | SD4_2 | SD3_2 | SD2_2 | SD1_2 | SD0_2 |
| POR <br> VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

At PGA $=\div 1$, full-scale range $= \pm 40 \mathrm{mV}$ (decimal $=4000$, positive value hex $=0 \mathrm{FA}$, negative value hex $=\mathrm{F} 060$ ), and $\mathrm{LSB}=10 \mu \mathrm{~V}$.

| BIT \# | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT <br> NAME | SIGN | SIGN | SIGN | SIGN | SD11_1 | SD10_1 | SD9_1 | SD8_1 | SD7_1 | SD6_1 | SD5_1 | SD4_1 | SD3_1 | SD2_1 | SD1_1 | SD0_1 |
| POR <br> VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Table 8. Shunt Voltage Register Format ${ }^{(1)}$

| $V_{\text {SHUNT }}$ Reading (mV) | Decimal Value | $\begin{gathered} \text { PGA }=\div 8 \\ (\mathrm{D} 15 \ldots . . . . . . . . . . . . . . . . . . D 0) ~ \end{gathered}$ | $\begin{gathered} \text { PGA }=\div 4 \\ (\mathrm{D} 15 \ldots . . . . . . . . . . . . . . . . . . D o) ~ \end{gathered}$ | $\begin{gathered} \text { PGA }=\div 2 \\ (\mathrm{D} 15 \ldots . . . . . . . . . . . . . . . . . . D 0) ~ \end{gathered}$ | $\begin{gathered} \text { PGA }=\div 1 \\ (\mathrm{D} 15 \ldots . . . . . . . . . . . . . . . . . . D O) ~ \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 320.02 | 32002 | 0111110100000000 | 0011111010000000 | 0001111101000000 | 0000111110100000 |
| 320.01 | 32001 | 0111110100000000 | 0011111010000000 | 0001111101000000 | 0000111110100000 |
| 320.00 | 32000 | 0111110100000000 | 0011111010000000 | 0001111101000000 | 0000111110100000 |
| 319.99 | 31999 | 0111110011111111 | 0011111010000000 | 0001111101000000 | 0000111110100000 |
| 319.98 | 31998 | 0111110011111110 | 0011111010000000 | 0001111101000000 | 0000111110100000 |
| : | : | : | : | : | : |
| 160.02 | 16002 | 0011111010000010 | 0011111010000000 | 0001111101000000 | 0000111110100000 |
| 160.01 | 16001 | 0011111010000001 | 0011111010000000 | 0001111101000000 | 0000111110100000 |
| 160.00 | 16000 | 0011111010000000 | 0011111010000000 | 0001111101000000 | 0000111110100000 |
| 159.99 | 15999 | 0011111001111111 | 0011111001111111 | 0001111101000000 | 0000111110100000 |
| 159.98 | 15998 | 0011111001111110 | 0011111001111110 | 0001111101000000 | 0000111110100000 |
| : | : | : | : | : | : |
| 80.02 | 8002 | 0001111101000010 | 0001111101000010 | 0001111101000000 | 0000111110100000 |
| 80.01 | 8001 | 0001111101000001 | 0001111101000001 | 0001111101000000 | 0000111110100000 |
| 80.00 | 8000 | 0001111101000000 | 0001111101000000 | 0001111101000000 | 0000111110100000 |
| 79.99 | 7999 | 0001111100111111 | 0001111100111111 | 0001111100111111 | 0000111110100000 |
| 79.98 | 7998 | 0001111100111110 | 0001111100111110 | 0001111100111110 | 0000111110100000 |
| : | : | : | : | : | : |
| 40.02 | 4002 | 0000111110100010 | 0000111110100010 | 0000111110100010 | 0000111110100000 |
| 40.01 | 4001 | 0000111110100001 | 0000111110100001 | 0000111110100001 | 0000111110100000 |
| 40.00 | 4000 | 0000111110100000 | 0000111110100000 | 0000111110100000 | 0000111110100000 |
| 39.99 | 3999 | 0000111110011111 | 0000111110011111 | 0000111110011111 | 0000111110011111 |
| 39.98 | 3998 | 0000111110011110 | 0000111110011110 | 0000111110011110 | 0000111110011110 |
| : | : | : | : | : | : |
| 0.02 | 2 | 0000000000000010 | 0000000000000010 | 0000000000000010 | 0000000000000010 |
| 0.01 | 1 | 0000000000000001 | 0000000000000001 | 0000000000000001 | 0000000000000001 |
| 0 | 0 | 0000000000000000 | 0000000000000000 | 0000000000000000 | 0000000000000000 |
| -0.01 | -1 | 1111111111111111 | 1111111111111111 | 1111111111111111 | 1111111111111111 |
| -0.02 | -2 | 1111111111111110 | 1111111111111110 | 1111111111111110 | 1111111111111110 |
| : | : | : | : | : | : |
| -39.98 | -3998 | 1111000001100010 | 1111000001100010 | 1111000001100010 | 1111000001100010 |
| -39.99 | -3999 | 1111000001100001 | 1111000001100001 | 1111000001100001 | 1111000001100001 |
| -40.00 | -4000 | 1111000001100000 | 1111000001100000 | 1111000001100000 | 1111000001100000 |
| -40.01 | -4001 | 1111000001011111 | 1111000001011111 | 1111000001011111 | 1111000001100000 |
| -40.02 | -4002 | 1111000001011110 | 1111000001011110 | 1111000001011110 | 1111000001100000 |
| : | : | : | : | : | : |
| -79.98 | -7998 | 1110000011000010 | 1110000011000010 | 1110000011000010 | 1111000001100000 |
| -79.99 | -7999 | 1110000011000001 | 1110000011000001 | 1110000011000001 | 1111000001100000 |
| -80.00 | -8000 | 1110000011000000 | 1110000011000000 | 1110000011000000 | 1111000001100000 |
| -80.01 | -8001 | 1110000010111111 | 1110000010111111 | 1110000011000000 | 1111000001100000 |
| -80.02 | -8002 | 1110000010111110 | 1110000010111110 | 1110000011000000 | 1111000001100000 |
| : | : | : | : | : | : |
| -159.98 | -15998 | 1100000110000010 | 1100000110000010 | 1110000011000000 | 1111000001100000 |
| -159.99 | -15999 | 1100000110000001 | 1100000110000001 | 1110000011000000 | 1111000001100000 |
| -160.00 | -16000 | 1100000110000000 | 1100000110000000 | 1110000011000000 | 1111000001100000 |
| -160.01 | -16001 | 1100000101111111 | 1100000110000000 | 1110000011000000 | 1111000001100000 |
| -160.02 | -16002 | 1100000101111110 | 1100000110000000 | 1110000011000000 | 1111000001100000 |
| : | : | : | : | : | : |
| -319.98 | -31998 | 1000001100000010 | 1100000110000000 | 1110000011000000 | 1111000001100000 |
| -319.99 | -31999 | 1000001100000001 | 1100000110000000 | 1110000011000000 | 1111000001100000 |
| -320.00 | -32000 | 1000001100000000 | 1100000110000000 | 1110000011000000 | 1111000001100000 |
| -320.01 | -32001 | 1000001100000000 | 1100000110000000 | 1110000011000000 | 1111000001100000 |
| -320.02 | -32002 | 1000001100000000 | 1100000110000000 | 1110000011000000 | 1111000001100000 |

(1) Out-of-range values are shown in grey shading.

## Bus Voltage Register 02h (Read-Only)

The Bus Voltage Register stores the most recent bus voltage reading, $\mathrm{V}_{\text {Bus }}$.
At full-scale range $=32 \mathrm{~V}$ (decimal $=8000$, hex $=1 F 40$ ), and $L S B=4 \mathrm{mV}$.

| BIT \# | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT <br> NAME | BD12 | BD11 | BD10 | BD9 | BD8 | BD7 | BD6 | BD5 | BD4 | BD3 | BD2 | BD1 | BD0 | - | CNVR | OVF |
| POR <br> VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

At full-scale range $=16 \mathrm{~V}$ (decimal $=4000$, hex $=0 F A 0)$, and $L S B=4 \mathrm{mV}$.

| BIT \# | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT <br> NAME | 0 | BD11 | BD10 | BD9 | BD8 | BD7 | BD6 | BD5 | BD4 | BD3 | BD2 | BD1 | BD0 | - | CNVR | OVF |
| POR <br> VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## CNVR:

## Conversion Ready

Bit 1

OVF:
Bit 0
Although the data from the last conversion can be read at any time, the INA219 Conversion Ready bit (CNVR) indicates when data from a conversion is available in the data output registers. The CNVR bit is set after all conversions, averaging, and multiplications are complete. CNVR will clear under the following conditions:
1.) Writing a new mode into the Operating Mode bits in the Configuration Register (except for Power-Down or Disable)
2.) Reading the Power Register

VF:

## Math Overflow Flag

The Math Overflow Flag (OVF) is set when the Power or Current calculations are out of range. It indicates that current and power data may be meaningless.

## Power Register 03h (Read-Only)

Full-scale range and LSB are set by the Calibration Register. See the Programming the INA219 Power Measurement Engine section.

| BIT \# | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT <br> NAME | PD15 | PD14 | PD13 | PD12 | PD11 | PD10 | PD9 | PD8 | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 |
| POR <br> VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The Power Register records power in watts by multiplying the values of the current with the value of the bus voltage according to the equation:
Power $=\frac{\text { Current } \times \text { BusVoltage }}{5000}$

## Current Register 04h (Read-Only)

Full-scale range and LSB depend on the value entered in the Calibration Register. See the Programming the INA219 Power Measurement Engine section. Negative values are stored in two's complement format.

| BIT \# | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT NAME | CSIGN | CD14 | CD13 | CD12 | CD11 | CD10 | CD9 | CD8 | CD7 | CD6 | CD5 | CD4 | CD3 | CD2 | CD1 | CDO |
| POR VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

The value of the Current Register is calculated by multiplying the value in the Shunt Voltage Register with the value in the Calibration Register according to the equation:
Current $=\frac{\text { ShuntVoltage } \times \text { Calibration Register }}{4096}$

## CALIBRATION REGISTER

## Calibration Register 05h (Read/Write)

Current and power calibration are set by bits D15 to D1 of the Calibration Register. Note that bit D0 is not used in the calculation. This register sets the current that corresponds to a full-scale drop across the shunt. Full-scale range and the LSB of the current and power measurement depend on the value entered in this register. See the Programming the INA219 Power Measurement Engine section. This register is suitable for use in overall system calibration. Note that the ' 0 ' POR values are all default.

| BIT \# | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT <br> NAME | FS15 | FS14 | FS13 | FS12 | FS11 | FS10 | FS9 | FS8 | FS7 | FS6 | FS5 | FS4 | FS3 | FS2 | FS1 |
| POR <br> VALUE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

(1) D 0 is a void bit and will always be ' 0 '. It is not possible to write a ' 1 ' to D0. CALIBRATION is the value stored in D15:D1.

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision E (September 2010) to Revision F Page

- Changed values in text. ..... 24
- Changed step 5 and step 6 values in Table 3 ..... 24
Changes from Revision D (September 2010) to Revision E Page
- Updated Packaging Information table ..... 2


## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INA219AID | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| INA219AIDCNR | ACTIVE | SOT-23 | DCN | 8 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |  |
| INA219AIDCNRG4 | ACTIVE | SOT-23 | DCN | 8 | 3000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |  |
| INA219AIDCNT | ACTIVE | SOT-23 | DCN | 8 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |  |
| INA219AIDCNTG4 | ACTIVE | SOT-23 | DCN | 8 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |  |
| INA219AIDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| INA219BID | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| INA219BIDCNR | ACTIVE | SOT-23 | DCN | 8 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |  |
| INA219BIDCNT | ACTIVE | SOT-23 | DCN | 8 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |  |
| INA219BIDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

## Green (RoHS \& no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight

 in homogeneous material)${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

REEL DIMENSIONS


W1

TAPE AND REEL INFORMATION
*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W 1}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | $\mathbf{W}$ <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INA219AIDCNR | SOT-23 | DCN | 8 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| INA219AIDCNT | SOT-23 | DCN | 8 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| INA219BIDCNR | SOT-23 | DCN | 8 | 3000 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| INA219BIDCNT | SOT-23 | DCN | 8 | 250 | 179.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |


*All dimensions are nomina

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INA219AIDCNR | SOT-23 | DCN | 8 | 3000 | 195.0 | 200.0 | 45.0 |
| INA219AIDCNT | SOT-23 | DCN | 8 | 250 | 195.0 | 200.0 | 45.0 |
| INA219BIDCNR | SOT-23 | DCN | 8 | 3000 | 195.0 | 200.0 | 45.0 |
| INA219BIDCNT | SOT-23 | DCN | 8 | 250 | 195.0 | 200.0 | 45.0 |

DCN (R-PDSO-G8)
PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Package outline exclusive of metal burr \& dambar protrusion/intrusion.
D. Package outline inclusive of solder plating.
E. A visual index feature must be located within the Pin 1 index area.
F. Falls within JEDEC M0-178 Variation BA.
G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

DCN (R-PDSO-G8)
PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shal not exceed $0.006(0,15)$ each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side
E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

## Products

Audio
Amplifiers
Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
OMAP Applications Processors
Wireless Connectivity
www.ti.com/audio
amplifier.ti.com
dataconverter.ti.com
www.dlp.com
dsp.ti.com
www.ti.com/clocks
interface.ti.com
logic.ti.com
power.ti.com
microcontroller.ti.com
www.ti-rfid.com
www.ti.com/omap
www.ti.com/wirelessconnectivity

## Applications

| Automotive and Transportation | www.ti.com/automotive |
| :--- | :--- |
| Communications and Telecom | $\underline{\text { www.ti.com/communications }}$ |
| Computers and Peripherals | $\underline{\text { www.ti.com/computers }}$ |
| Consumer Electronics | $\underline{\text { www.ti.com/consumer-apps }}$ |
| Energy and Lighting | $\underline{\text { www.ti.com/energy }}$ |
| Industrial | $\underline{\text { www.ti.com/industrial }}$ |
| Medical | $\underline{\text { www.ti.com/medical }}$ |
| Security | $\underline{\text { www.titi.com/space-avionics-defense }}$ |
| Space, Avionics and Defense |  |
| Video and Imaging | $\underline{\text { e2e.ti.com }}$ |
| TI E2E Community |  |


[^0]:    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

