## feAtures

- Sample Rate: 175ksps
- 16-Bit No Missing Codes and $\pm 3$ LSB Max INL
- 8-Channel Multiplexer with:

Single Ended or Differential Inputs and Unipolar or Bipolar Conversion Modes

- SPI/MICROWIRE ${ }^{\text {TM }}$ Serial I/O
- 2.7V Guaranteed Supply Voltage
- Pin Compatible with LTC1863/LTC1867
- True Differential Inputs
- On-Chip or External Reference
- Low Power: $750 \mu \mathrm{~A}$ at $175 \mathrm{ksps}, 300 \mu \mathrm{~A}$ at 50 ksps
- Sleep Mode
- Automatic Nap Mode Between Conversions
- 16-Pin Narrow SSOP Package


## APPLICATIONS

- Industrial Process Control
- High Speed Data Acquisition
- Battery Operated Systems
- Multiplexed Data Acquisition Systems
- Imaging Systems


## DESCRIPTIOn

The LTC ${ }^{\circledR}$ 1863L/LTC1867L are pin compatible, 8-channel 12-/16-bit A/D converters with serial I/O and an internal reference.

The 8-channel input multiplexer can be configured for either single-ended or differential inputs and unipolar or bipolar conversions (or combinations thereof). The ADCs convert 0 V to 2.5 V unipolar inputs or $\pm 1.25 \mathrm{~V}$ bipolar inputs. The ADCs typically draw only $750 \mu \mathrm{~A}$ from a single 2.7V supply. The automatic nap and sleep modes benefit power sensitive applications.
The LTC1867L's DC performance is outstanding with a $\pm 3$ LSB INL specification and 16-bit no missing codes over temperature.
Housed in a compact, narrow 16-pin SSOP package, the LTC1863L/LTC1867L can be used in space-sensitive as well as low power applications.
$\overline{\mathbf{Q Y}}$, LTC and LT are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.

## BLOCK DIAGRAM



Integral Nonlinearity vs Output Code
(LTC1867L)


## ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)
Supply Voltage (VD) -0.3 V to 6 V
Analog Input Voltage
CH0-CH7/COM (Note 3) .......... -0.3 V to ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ )
$\mathrm{V}_{\text {REF }}$, REFCOMP (Note 4) ......... -0.3 V to ( $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ ) Digital Input Voltage (SDI, SCK, CS/CONV)
(Note 4) $\qquad$ ............-0.3V to 10 V
Digital Output Voltage (SDO) ....... -0.3 V to (VD +0.3 V )
Power Dissipation $\qquad$ 500 mW Operating Temperature Range

LTC1863LC/LTC1867LC/LTC1867LAC .... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ LTC1863LI/LTC1867LI/LTC1867LAI .. $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Storage Temperature Range ................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 10 sec ) $300^{\circ} \mathrm{C}$

PACKAGE/ORDER INFORMATION

| TOP VIEW | ORDER PART | GN PART |
| :---: | :---: | :---: |
| СНо 1 10 $\mathrm{V}^{16}$ | NUMBER | MARKING* |
|  | LTC1863LCGN | 1863L |
| CH3 4 4 ${ }^{13}$ SDO | LTC1863LIGN | 1863LI |
| CH4 5 12 sck | LTC1867LCGN | 1867L |
| CH5 6 - ${ }^{11} \overline{\text { css } / 00 N V}$ | LTC1867LIGN |  |
| CH7/COM 8 8 ${ }^{\text {a }}$ | LTC1867LACGN |  |
| GN PACKAGE <br> 66-LEAD NARROW PLASTIC SSOP <br> $T_{J M A X}=110^{\circ} \mathrm{C}, \theta_{\mathrm{JA}}=95^{\circ} \mathrm{C} / \mathrm{W}$ | LTC1867LAIGN |  |
| Order Options Tape and Reel: Add \#TR |  |  |
| Lead Free: Add \#PBF Lead Free Tape and Reel: Add \#TRPBF |  |  |
| Lead Free Part Marking: http://www.linear.com/leadfree/ |  |  |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
*The temperature grade for the 1867 L is identified by a label on the shipping container.

CONVERTER CHARACTERISTICS The • denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{D D}=2.7 \mathrm{~V}$, external $\mathrm{V}_{\text {REF }}=1.25 \mathrm{~V}$ (Notes 5,6 )

| PARAMETER | CONDITIONS |  | LTC1863L |  |  | LTC1867L |  |  | LTC1867LA |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Resolution |  | $\bullet$ | 12 |  |  | 16 |  |  | 16 |  |  | Bits |
| No Missing Codes |  | $\bullet$ | 12 |  |  | 15 |  |  | 16 |  |  | Bits |
| Integral Linearity Error | Unipolar (Note 7) Bipolar | $\bullet$ |  |  | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ |  |  | $\begin{aligned} & \pm 4 \\ & \pm 4 \end{aligned}$ |  |  | $\begin{aligned} & \pm 3 \\ & \pm 3 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| Differential Linearity Error |  | $\bullet$ |  |  | $\pm 1$ | -2 |  |  | -1 |  |  | LSB |
| Transition Noise |  |  |  | 0.1 |  |  | 1.6 |  |  | 1.6 |  | LSB ${ }_{\text {RMS }}$ |
| Offset Error | Unipolar (Note 8) Bipolar | $\bullet$ |  |  | $\begin{aligned} & \pm 3 \\ & \pm 4 \end{aligned}$ |  |  | $\begin{aligned} & \pm 32 \\ & \pm 64 \end{aligned}$ |  |  | $\begin{aligned} & \pm 32 \\ & \pm 64 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| Offset Error Match | Unipolar Bipolar |  |  |  | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ |  |  | $\begin{aligned} & \pm 4 \\ & \pm 4 \end{aligned}$ |  |  | $\begin{aligned} & \pm 3 \\ & \pm 3 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| Offset Error Drift |  |  |  | $\pm 0.5$ |  |  | $\pm 0.5$ |  |  | $\pm 0.5$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Gain Error | Unipolar Bipolar |  |  |  | $\begin{aligned} & \pm 6 \\ & \pm 6 \end{aligned}$ |  |  | $\begin{aligned} & \pm 96 \\ & \pm 96 \end{aligned}$ |  |  | $\begin{aligned} & \pm 64 \\ & \pm 64 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| Gain Error Match | Unipolar Bipolar |  |  |  | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ |  |  | $\begin{aligned} & \pm 4 \\ & \pm 4 \end{aligned}$ |  |  | $\begin{aligned} & \pm 3 \\ & \pm 3 \end{aligned}$ | $\begin{aligned} & \mathrm{LSB} \\ & \text { LSB } \end{aligned}$ |
| Gain Error Tempco | Internal Reference External Reference |  |  | $\begin{gathered} \pm 20 \\ \pm 3 \end{gathered}$ |  |  | $\begin{gathered} \pm 20 \\ \pm 3 \end{gathered}$ |  |  | $\begin{gathered} \pm 20 \\ \pm 3 \end{gathered}$ |  | $\begin{aligned} & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| Power Supply Sensitivity | $V_{D D}=2.7 \mathrm{~V}-3.6 \mathrm{~V}$ |  |  | $\pm 1$ |  |  | $\pm 3$ |  |  | $\pm 3$ |  | LSB |

## DYПAMIC ACCURACY $V_{D D}=3 V$, external $V_{\text {REF }}=1.25 \mathrm{~V}$ (Note 5)

|  |  |  | LTC1863L |  | LTC1867L/LTC1867LA |  |
| :--- | :--- | :--- | :--- | ---: | ---: | ---: |
| SYMBOL | PARAMETER | CONDITIONS | MIN | MAX | MIN | TYP |
| MAX | UNITS |  |  |  |  |  |
| SNR | Signal-to-Noise Ratio | 1 kHz Input Signal | 73.1 | 83.7 | dB |  |
| S/(N+D) | Signal-to-(Noise + Distortion) Ratio | 1 kHz Input Signal | 73 | 83.1 | dB |  |

DYOAMIC ACCURACY
$V_{D D}=3 V$, external $V_{\text {REF }}=1.25 \mathrm{~V}$ (Note 5)

|  |  |  | LTC1863L |  | LTC1867L/LTC1867LA |  |  |
| :--- | :--- | :--- | :--- | ---: | ---: | :---: | :---: |
| SYMBOL | PARAMETER | CONDITIONS | MIN | MAX | MIN |  |  |
| TYP | MAX | UNITS |  |  |  |  |  |
| THD | Total Harmonic Distortion | 1kHz Input Signal, Up to 5th Harmonic | -91.8 | -92.3 | dB |  |  |
|  | Peak Harmonic or Spurious Noise | 1kHz Input Signal | -94.8 | -95.1 | dB |  |  |
|  | Channel-to-Channel Isolation | 100kHz Input Signal | -100 | -112 | dB |  |  |
|  | Full Power Bandwidth | $-3 d B$ Point | 1.25 | 1.25 | MHz |  |  |

Anfloc InPUT The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5 )

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1863L/LTC1867L/LTC1867LA |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN TYP | MAX |  |
|  | Analog Input Range | Unipolar Mode (Note 9) Bipolar Mode | $\bullet$ | $\begin{gathered} 0 \text { to } 2.5 \\ \pm 1.25 \end{gathered}$ |  | V |
| $\mathrm{C}_{\text {IN }}$ | Analog Input Capacitance for CHO to CH7/COM | Between Conversions (Sample Mode) During Conversions (Hold Mode) |  | $\begin{gathered} 32 \\ 4 \end{gathered}$ |  | pF pF |
| $\mathrm{t}_{\text {ACO }}$ | Sample-and-Hold Acquisition Time |  | $\bullet$ | 2.01 1.68 |  | $\mu \mathrm{S}$ |
|  | Input Leakage Current | On Channels, $\mathrm{CHX}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | $\bullet$ |  | $\pm 1$ | $\mu \mathrm{A}$ |

## Internal reference characteristics (moe s)

| PARAMETER | CONDITIONS | LTC1863L/LTC1867L/LTC1867LA |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | MIN TYP | MAX |  |
| $V_{\text {REF }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | 1.2351 .25 | 1.265 | V |
| $V_{\text {REF }}$ Output Tempco | $\mathrm{I}_{\text {OUT }}=0$ | $\pm 20$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| $V_{\text {REF }}$ Line Regulation | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | 0.3 |  | $\mathrm{mV} / \mathrm{V}$ |
| $\mathrm{V}_{\text {REF }}$ Output Resistance | $\left\|\mathrm{I}_{\text {OUT }}\right\| \leq 0.1 \mathrm{~mA}$ | 3 |  | $k \Omega$ |
| REFCOMP Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | 2.5 |  | V |

DIGITAL INPUTS ARD DIGITAL OUTPUTS The • denotes the speciificaions wich apply over the
full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)


3

POWER REQUIREMENTS
The denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC1863L/LTC1867L/LTC1867LA |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN TYP | MAX |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | (Note 9) |  | 2.7 | 3.6 | V |
| $\mathrm{IDD}^{\text {d }}$ | Supply Current | $\mathrm{f}_{\text {SAMPLE }}=175 \mathrm{ksps}$, Internal REF NAP Mode SLEEP Mode | $\bullet$ | $\begin{aligned} & 0.75 \\ & 170 \\ & 0.2 \end{aligned}$ | 1 <br> 3 | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ $\mu \mathrm{A}$ |
| P $\overline{\text { DISS }}$ | Power Dissipation | $\mathrm{f}_{\text {SAMPLE }}=175 \mathrm{ksps}$ | $\bullet$ | 2 | 2.7 | mW |

TIMIAC CHARACTERISTICS The © denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL |  |  | LTC1863L/LTC1867L/LTC1867LA <br> MIN <br> TYP |  | MAAX |
| :--- | :--- | :--- | :--- | :--- | ---: | UNITS

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.
Note 2: All voltage values are with respect to GND (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above $\mathrm{V}_{\mathrm{DD}}$, they will be clamped by internal diodes. This product can handle input currents of greater than 100 mA without latchup.
Note 4: When these pin voltages are taken below GND, they will be clamped by internal diodes. This product can handle input currents of greater than 100 mA below GND without latchup. These pins are not clamped to $\mathrm{V}_{\mathrm{DD}}$.
Note 5: $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$, $\mathrm{f}_{\text {SAMPLE }}=175 \mathrm{ksps}$ and $\mathrm{f}_{\mathrm{SCK}}=20 \mathrm{MHz}$ at $25^{\circ} \mathrm{C}$, $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=5 \mathrm{~ns}$ and $\mathrm{V}_{1 \mathrm{IN}^{-}}=1.25 \mathrm{~V}$ for bipolar mode unless otherwise specified.
Note 6: Linearity, offset and gain error specifications apply for both unipolar and bipolar modes. The INL and DNL are tested in bipolar mode.
Note 7: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 8: Unipolar offset is the offset voltage measured from $+1 / 2$ LSB when the output code flickers between 0000000000000000 and 0000000000000001 for LTC1867L and between 000000000000 and 000000000001 for LTC1863L. Bipolar offset is the offset voltage measured from $-1 / 2$ LSB when output code flickers between 00000000 00000000 and 1111111111111111 for LTC1867L, and between 000000000000 and 111111111111 for LTC1863L.
Note 9: Recommended operating conditions. The input range of $\pm 1.25 \mathrm{~V}$ for bipolar mode is measured with respect to $\mathrm{V}_{\mathrm{IN}^{-}}=1.25 \mathrm{~V}$. For unipolar mode, common mode input range is $O V$ to $V_{D D}$ for the positive input and OV to 1.5 V for the negative input. For bipolar mode, common mode input range is 0 V to $\mathrm{V}_{\mathrm{DD}}$ for both positive and negative inputs.
Note 10: Guaranteed by design, not subject to test.
Note 11: $\mathrm{t}_{2}$ of 47 ns maximum allows $\mathrm{f}_{\mathrm{Sck}}$ up to 10 MHz for rising capture with $50 \%$ duty cycle and $\mathrm{f}_{\text {SCK }}$ up to 20 MHz for falling capture (with 3 ns setup time for the receiving logic).

## TYPICAL PERFORMAOCE CHARACTERISTICS (LTC1867L)



## TYPICAL PERFORMANCE CHARACTERISTICS (LTC1863I/LCC1867L)



1863L7L G13

Integral Nonlinearity
vs Output Code (LTC1863L)


1863L7L G16

Differential Nonlinearity
vs Output Code (LTC1863L)


## PIn functions

CHO-CH7/COM (Pins 1-8): Analog Input Pins. Analog inputs must be free of noise with respect to GND. CH7/ COM can be either a separate channel or the common minus input for the other channels. Unused channels should be tied to ground.

REFCOMP (Pin 9): Reference Buffer Output Pin. Bypass to GND with $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with $0.1 \mu \mathrm{~F}$ ceramic capacitor ( 2.5 V Nominal). To overdrive REFCOMP, tie $\mathrm{V}_{\text {REF }}$ to $G N D$.

VREF (Pin 10): 1.25 V Reference Output. This pin can also be used as an external reference buffer input for improved accuracy and drift. Bypass to GND with $2.2 \mu \mathrm{~F}$ tantalum capacitor in parallel with $0.1 \mu \mathrm{~F}$ ceramic capacitor.
$\overline{\text { CS}} / \mathrm{CONV}$ (Pin 11): This input provides the dual function of initiating conversions on the ADC and also frames the serial data transfer.

SCK (Pin 12): Shift Clock. This clock synchronizes the serial data transfer.

SDO (Pin 13): Digital Data Output. The A/D conversion result is shifted out of this output. Straight binary format for unipolar mode and two's complement format for bipolar mode.

SDI (Pin 14): Digital Data Input Pin. The A/D configuration word is shifted into this input.
GND (Pin 15): Analog and Digital GND.
$V_{D D}$ (Pin 16): Analog and Digital Power Supply. Bypass to GND with $10 \mu \mathrm{~F}$ tantalum capacitor in parallel with $0.1 \mu \mathrm{~F}$ ceramic capacitor.

## TYPICAL CONOECTION DIAGRAM



## TEST CIRCUITS

Load Circuits for Access Timing


[^0]
(B) Hi-Z TO $\mathrm{V}_{\mathrm{OL}} \mathrm{AND}^{\mathrm{V}} \mathrm{OH}$ TO $\mathrm{V}_{\mathrm{OL}}$

Load Circuits for Output Float Delay

(A) $\mathrm{V}_{\mathrm{OH}} \mathrm{TO} \mathrm{Hi-Z}$

(B) $V_{O L}$ TO Hi-Z

## tIming DIAGRAMS



## APPLICATIONS INFORMATION

## Overview

The LTC1863L/LTC1867L are complete, low power, multiplexed ADCs. They consist of a 12-/16-bit, 175ksps capacitive successive approximation A/D converter, a precision internal reference, a configurable 8-channel analog input multiplexer (MUX) and a serial port for data transfer.
Conversions are started by a rising edge on the CS/CONV input. Once a conversion cycle has begun, it cannot be restarted. Between conversions, the ADCs receive an input word for channel selection and output the conversion result, and the analog input is acquired in preparation for the next conversion. In the acquire phase, a minimum time of $2.01 \mu \mathrm{~s}$ will provide enough time for the sample-andhold capacitors to acquire the analog signal.

During the conversion, the internal differential 16 -bit capacitive DAC output is sequenced by the SAR from the most significant bit (MSB) to the least significant bit (LSB). The input is sucessively compared with the binary weighted charges supplied by the differential capacitive DAC. Bit decisions are made by a low power, differential comparator that rejects common mode noise. At the end of a conversion, the DAC output balances the analog input. The SAR content (a 12-/16-bit data word) that represents the analog input is loaded into the 12-16-bit output latches.

## APPLICATIONS INFORMATION

## Analog Input Multiplexer

The analog input multiplexer is controlled by a 7-bit input data word. The input data word is defined as follows:

$$
\begin{array}{|l|l|l|l|l|l|}
\hline \text { SD } & \text { OS } & \text { S1 } & \text { SO } & \text { COM } & \text { UNI } \\
\hline
\end{array}
$$

SD = SINGLE/DIFFERENTIAL BIT
OS = ODD/SIGN BIT
S1 = ADDRESS SELECT BIT 1
SO = ADDRESS SELECT BIT 0
COM = CH7/COM CONFIGURATION BIT
UNI = UNIPOLAR/ $\overline{\text { BIPOLAR BIT }}$
SLP = SLEEP MODE BIT

Examples of Multiplexer Options




Combinations of Differential and Single-Ended


Changing the MUX Assignment "On the Fly"
1st Conversion


2nd Conversion


Tables 1 and 2 show the configurations when $C O M=0$, and COM = 1 .
Table 1. Channel Configuration (When $\mathrm{COM}=\mathrm{O}, \mathrm{CH} 7 / \mathrm{COM}$ Pin Is Used as CH7)

| SD | OS | S1 | SO | COM | Channel Configuration <br> " $+"$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | CH0 | CH1 |
| 0 | 0 | 0 | 1 | 0 | CH2 | CH3 |
| 0 | 0 | 1 | 0 | 0 | CH4 | CH5 |
| 0 | 0 | 1 | 1 | 0 | CH6 | CH7 |
| 0 | 1 | 0 | 0 | 0 | CH1 | CH0 |
| 0 | 1 | 0 | 1 | 0 | CH3 | CH2 |
| 0 | 1 | 1 | 0 | 0 | CH5 | CH4 |
| 0 | 1 | 1 | 1 | 0 | CH7 | CH6 |
| 1 | 0 | 0 | 0 | 0 | CH0 | GND |
| 1 | 0 | 0 | 1 | 0 | CH2 | GND |
| 1 | 0 | 1 | 0 | 0 | CH4 | GND |
| 1 | 0 | 1 | 1 | 0 | CH6 | GND |
| 1 | 1 | 0 | 0 | 0 | CH1 | GND |
| 1 | 1 | 0 | 1 | 0 | CH3 | GND |
| 1 | 1 | 1 | 0 | 0 | CH5 | GND |
| 1 | 1 | 1 | 1 | 0 | CH7 | GND |

Table 2. Channel Configuration (When COM $=1, \mathrm{CH} 7 / \mathrm{COM}$ Pin Is Used as COMMON)

| SD | OS | S1 | SO | COM | Channel Configuration "+" "_" |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 1 | CHO | CH7/COM |
| 1 | 0 | 0 | 1 | 1 | CH2 | CH7/COM |
| 1 | 0 | 1 | 0 | 1 | CH4 | CH7/COM |
| 1 | 0 | 1 | 1 | 1 | CH6 | CH7/COM |
| 1 | 1 | 0 | 0 | 1 | CH1 | CH7/COM |
| 1 | 1 | 0 | 1 | 1 | CH3 | CH7/COM |
| 1 | 1 | 1 | 0 | 1 | CH5 | CH7/COM |

## APPLICATIONS InFORMATION

## Driving the Analog Inputs

The analog inputs of the LTC1863L/LTC1867L are easy to drive. Each of the analog inputs can be used as a singleended input relative to the GND pin (CHO-GND, CH1-GND, etc) or in pairs ( CHO and $\mathrm{CH} 1, \mathrm{CH} 2$ and $\mathrm{CH} 3, \mathrm{CH} 4$ and CH 5 , CH 6 and CH 7 ) for differential inputs. In addition, CH 7 can act as a COM pin for both single-ended and differential modes if the COM bit in the input word is high. Regardless of the MUX configuration, the " + " and " - " inputs are sampled at the same instant. Any unwanted signal that is common mode to both inputs will be reduced by the common mode rejection of the sample-and-hold circuit. The inputs draw only one small current spike while charging the sample-and-hold capacitors during the acquire mode. In conversion mode, the analog inputs draw only a small leakage current. If the source impedance of the driving circuit is low then the LTC1863L/LTC1867L inputs can be driven directly. More acquisition time should be allowed for a higher impedance source.
The following list is a summary of the op amps that are suitable for driving the LTC1863L/LTC1867L. More detailed information is available in the Linear Technology data books or Linear Technology website.
LT® ${ }^{\circledR}$ 1468: 90 MHz , 22V/us 16-bit accurate amplifier

## LT1469: Dual LT1468

LT1490A/LT1491A: Dual/quad micropower amplifiers, $50 \mu \mathrm{~A} / \mathrm{amplifier}$ max, $500 \mu \mathrm{~V}$ offset, common mode range extends 44 V above $\mathrm{V}^{-}$independent of $\mathrm{V}^{+}, 3 \mathrm{~V}, 5 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ supplies.
LT1568: Very low noise, active RC filter building block, cutoff frequency up to $10 \mathrm{MHz}, 2.7 \mathrm{~V}$ to $\pm 5 \mathrm{~V}$ supplies.


Figure 1a. Optional RC Input Filtering for Single-Ended Input

LT1638/LT1639: Dual/quad 1.2MHz, 0.4V/us amplifiers, $230 \mu \mathrm{~A}$ per amplifier, $3 \mathrm{~V}, 5 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ supplies.
LT1881/LT1882: Dual and quad, 200pA bias current, rail-to-rail output op amps, up to $\pm 15 \mathrm{~V}$ supplies.
LTC1992-2: Gain of 2 fully differential input/output amplifier/driver, 2.5 mV offset, CLoad stable, 2.7 V to $\pm 5 \mathrm{~V}$ supplies.
LT1995: 30MHz, 1000V/us gain selectable amplifier, pin configurable as a difference amplifier, inverting and noninverting amplifier, $\pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ supplies.
LTC6912: Dual programmable gain amplifiers with SPI serial interface, 2 mV offset, 2.7 V to $\pm 5 \mathrm{~V}$ supplies.
LTC6915: Zero drift, instrumentation amplifier with SPI programmable gain, 125dB CMRR, $0.1 \%$ gain accuracy, $10 \mu \mathrm{~V}$ offset.

## Input Filtering

The noise and the distortion of the input amplifier and other circuitry must be considered since they will add to the LTC1863L/LTC1867L noise and distortion. Noisy input circuitry should be filtered prior to the analog inputs to minimize noise. A simple 1-pole RC filter is sufficient for many applications. For instance, Figure 1 shows a $50 \Omega$ source resistor and a 2000 pF capacitor to ground on the input will limit the input bandwidth to 1.6 MHz . The source impedance has to be kept low to avoid gain error and degradation in the AC performance. The capacitor also acts as a charge reservoir for the input sample-and-hold and isolates the ADC input from sampling glitch sensitive circuitry. High quality capacitors and resistors should be


Figure 1b. Optional RC Input Filtering for Differential Inputs

## APPLICATIONS INFORMATION

used since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can also generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

## DC Performance

One way of measuring the transition noise associated with a high resolution ADC is to use a technique where a DC signal is applied to the input of the ADC and the resulting output codes are collected over a large number of conversions. For example, in Figure 2 the distribution of output codes is shown for a DC input that had been digitized 4096 times. The distribution is Gaussian and the RMS code transition noise is about 1.6LSB.


Figure 2. LTC1867L Histogram for 4096 Conversions

## Dynamic Performance

FFT (Fast Fourier Transform) test techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental.

## Signal-to-Noise Ratio

The Signal-to-Noise and Distortion Ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency
components at the $A / D$ output. The output is band limited to frequencies from above DC and below half the sampling frequency. Figure 3a shows a typical SINAD of 81.4dB with a 175 kHz sampling rate and a 1 kHz input. Higher SINAD can be obtained with a 3 V supply. For example, when an external 3 V is applied to REFCOMP (tie $\mathrm{V}_{\text {REF }}$ to GND), a SINAD of 83.5 dB can be achieved as shown in Figure 3b.


1863L7L G03
Figure 3a. LTC1867L Nonaveraged 4096 Point FFT Plot with 2.7V Supply


Figure 3b. LTC1867L Nonaveraged 4096 Point FFT Plot with 3V Supply

## Total Harmonic Distortion

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency

## APPLICATIONS InFORMATION

band between DC and half the sampling frequency. THD is expressed as:

$$
T H D=20 \log \frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2} \ldots+V_{N}^{2}}}{V_{1}}
$$

where $\mathrm{V}_{1}$ is the RMS amplitude of the fundamental frequency and $\mathrm{V}_{2}$ through $\mathrm{V}_{\mathrm{N}}$ are the amplitudes of the second through Nth harmonics.

## Internal Reference

The LTC1863L and LTC1867L have an on-chip, temperature compensated, curvature corrected, bandgap reference that is factory trimmed to 1.25 V . It is internally connected to a reference amplifier and is available at $\mathrm{V}_{\text {REF }}$ (Pin 10). A 3 k resistor is in series with the output so that it can be easily overdriven by an external reference if better drift and/or accuracy are required as shown in Figure 4. The reference amplifier gains the $\mathrm{V}_{\text {REF }}$ voltage by $2 x$ to 2.5 V at REFCOMP (Pin 9). This reference amplifier


Figure 4a. LTC1867L Reference Circuit


Figure 4b. Using the LT1790A-1.25 as an External Reference
compensation pin, REFCOMP, must be bypassed with a $10 \mu \mathrm{~F}$ ceramic or tantalum in parallel with a $0.1 \mu \mathrm{~F}$ ceramic for best noise performance.

## Digital Interface

The LTC1863L and LTC1867L have a very simple digital interface that is enabled by the control input, $\overline{\mathrm{CS}} / \mathrm{CONV}$. A logic rising edge applied to the CS/CONV input will initiate a conversion. After the conversion, taking $\overline{C S} / C O N V$ Iow will enable the serial port and the ADC will present digital data in two's complement format in bipolar mode or straight binary format in unipolar mode, through the SCK/ SDO serial port.

## Internal Clock

The internal clock is factory trimmed to achieve a typical conversion time of $3.2 \mu \mathrm{~s}$ and a maximum conversion time, $3.7 \mu \mathrm{~s}$, over the full operating temperature range. The typical acquisition time is $1.68 \mu \mathrm{~s}$, and a throughput sampling rate of 175 ksps is tested and guaranteed.

## Automatic Nap Mode

The LTC1863L and LTC1867L go into automatic nap mode when $\overline{C S} / C O N V$ is held high after the conversion is complete. With a typical operating current of $750 \mu \mathrm{~A}$ and automatic $170 \mu \mathrm{~A}$ nap mode between conversions, the power dissipation drops with reduced sample rate. The ADC only keeps the $V_{\text {REF }}$ and REFCOMP voltages active whenthe part is in the automatic nap mode. The slower the sample rate allows the power dissipation to be lower (see Figure 5).


Figure 5. Supply Current vs $\mathrm{f}_{\text {SAMPLE }}$

## APPLICATIONS INFORMATION

If the $\overline{C S} / C O N V$ returns low during a bit decision, it can create a small error. For best performance ensure that the CS/CONV returns low either within 100 ns after the conversion starts (i.e. before the first bit decision) or after the conversion ends. If $\overline{\mathrm{CS}} / \mathrm{CONV}$ is low when the conversion ends, the MSB bit will appear on SDO at the end of the conversion and the ADC will remain powered up.

## Sleep Mode

If the SLP = 1 is selected in the input word, the ADC will enter SLEEP mode and draw only leakage current (provided that all the digital inputs stay at GND or $\mathrm{V}_{\mathrm{DD}}$ ). After release from the SLEEP mode, the ADC needs 80 ms to wake up (charge the $2.2 \mu \mathrm{~F} / 10 \mu \mathrm{~F}$ bypass capacitors on $V_{\text {REF }} /$ REFCOMP pins).

## Board Layout and Bypassing

To obtain the best performance, a printed circuit board with a ground plane is required. Layout for the printed circuit board should ensure digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital signal alongside an analog signal.
All analog inputs should be screened by GND. VREF, REFCOMP and $V_{D D}$ should be bypassed to this ground plane as close to the pin as possible; the low impedance of
the common return for these bypass capacitors is essential to the low noise operation of the ADC. The width for these tracks should be as wide as possible.

## Timing and Control

Conversion start is controlled by the $\overline{\mathrm{CS}} / \mathrm{CONV}$ digital input. The rising edge transition of the CS/CONV will start a conversion. Once initiated, it cannot be restarted until the conversion is complete. Figures 6 and 7 show the timing diagrams for two types of CS/CONV pulses.
Example 1 (Figure 6) shows the LTC1863L/LTC1867L operating in automatic nap mode with $\overline{\mathrm{CS}} / \mathrm{CONV}$ signal staying HIGH after the conversion. Automatic nap mode provides power reduction at reduced sample rate.
The ADCs can also operate with the $\overline{\mathrm{CS}} / \mathrm{CONV}$ signal returning LOW before the conversion ends. In this mode (Example 2, Figure 7), the ADCs remain powered up. The digital output, SDO, will go HIGH immediately after the conversion is complete if the analog inputs are above half scale in unipolar mode or below half scale in bipolar mode. This is a way to measure the conversion time of the $A / D$ converter.

Figures 8 and 9 are the transfer characteristics for the bipolar and unipolar mode.


Figure 6. Example 1, $\overline{\mathrm{CS}} / \mathrm{CONV}$ Starts a Conversion and Remains HIGH Until Next Data Transfer. With $\overline{\mathrm{CS}} / \mathrm{CONV}$ Remaining HIGH after the Conversion, Automatic Nap Modes Provides Power Reduction at Reduced Sample Rate

## APPLICATIONS INFORMATION



Figure 7. Example 2, CS/CONV Starts a Conversion with Short Active HIGH Pulse. With $\overline{C S} / C O N V$ Returning LOW Before the Conversion, the ADC Remains Powered Up.


Figure 8. LTC1863L/LTC1867L Bipolar Transfer Characteristics (Two's Complement)


Figure 9. LTC1863L/LTC1867L Unipolar Transfer Characteristics (Straight Binary)

## PACKAGE DESCRIPTION

## GN Package

16-Lead Plastic SSOP (Narrow . 150 Inch)
(Reference LTC DWG \# 05-08-1641)


## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| LTC1417 | 14-Bit, 400ksps Serial ADC | 20mW, Unipolar or Bipolar, Internal Reference, SSOP-16 Package |
| LT1468/LT1469 | Single/Dual 90MHz, 22V/us, 16-Bit Accurate Op Amps | Low Input Offset: $75 \mu \mathrm{~V} / 125 \mu \mathrm{~V}$ |
| LTC1609 | 16-Bit, 200ksps Serial ADC | 65mW, Configurable Bipolar and Unipolar Input Ranges, 5V Supply |
| LT1790 | Micropower Low Dropout Reference | $60 \mu \mathrm{~A}$ Supply Current, $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, SOT-23 Package |
| LT1790A-1.25 | Micropower Precision Series Reference | Bandgap, $60 \mu \mathrm{~A}$ Max Supply Current, $10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, SOT-23 Package |
| LTC1850/LTC1851 | 10-Bit/12-Bit, 8-Channel, 1.25Msps ADC | Parallel Output, Programmable MUX and Sequencer, 5V Supply |
| LTC1852/LTC1853 | 10-Bit/12-Bit, 8-Channel, 400ksps ADC | Parallel Output, Programmable MUX and Sequencer, 3V or 5V Supply |
| LTC1860/LTC1861 | 12-Bit, 1-/2-Channel 250ksps ADC in MSOP | $850 \mu \mathrm{~A}$ at $250 \mathrm{ksps}, 2 \mu \mathrm{~A}$ at $1 \mathrm{ksps}, \mathrm{SO}-8$ and MSOP Packages |
| LTC1860L/LTC1861L | 3V, 12-Bit, 1-/2-Channel 150ksps ADC | $450 \mu \mathrm{~A}$ at $150 \mathrm{ksps}, 10 \mu \mathrm{~A}$ at 1 ksps , S0-8 and MSOP Packages |
| LTC1863/LTC1867 | 12-/16-Bit, 8-Channel 200ksps ADC | 5V Supply, Pin Compatible with LTC1863L/LTC1867L |
| LTC1864/LTC1865 | 16-Bit, 1-/2-Channel 250ksps ADC in MSOP | $850 \mu \mathrm{~A}$ at $250 \mathrm{ksps}, 2 \mu \mathrm{~A}$ at 1 ksps, S0-8 and MSOP Packages |
| LTC1864L/LTC1865L | 3V, 16-Bit, 1-/2-Channel 150ksps ADC in MSOP | $450 \mu \mathrm{~A}$ at $150 \mathrm{ksps}, 10 \mu \mathrm{~A}$ at 1 $\mathrm{ksps}, \mathrm{SO}-8$ and MSOP Packages |


[^0]:    (A) Hi-Z TO $\mathrm{V}_{\mathrm{OH}}$ AND $\mathrm{V}_{\mathrm{OL}}$ TO $\mathrm{V}_{\mathrm{OH}}$

